











CSD87350Q5D

ZHCS110E - MARCH 2011 - REVISED FEBRUARY 2017

CSD87350Q5D 同步降压 NexFET™电源块

特性

- 半桥电源块
- 25A 电流下系统效率达 90%
- 工作电流高达 40A
- 高频工作(高达 1.5MHz)
- 高密度 SON 5mm x 6mm 封装
- 针对 5V 栅极驱动进行了优化
- 开关损耗较低
- 超低电感封装
- 符合 RoHS 标准
- 无卤素
- 无铅引脚镀层

应用范围


- 同步降压转换器
 - 高频 应用
 - 高电流、低占空比 应用
- 多相位同步降压转换器
- 负载点直流 直流转换器
- IMVP、VRM 和 VRD 应用

典型电路 VIN воот V_{DD} VDD V_{IN} DRVH GND V_{sw} LL V_{OUT} ENABLE ENABLE PWM PWM FET DRVL P_{GND} CSD87350Q5D Driver IC

3 说明

CSD87350Q5D NexFET™电源块是面向同步降压 应 用 的优化设计方案,能够以 5mm × 6mm 的小巧外形 提供高电流、高效率以及高频率性能。该产品针对 5V 栅极驱动 应用进行了优化,可提供一套灵活的解决方 案,在与来自外部控制器或驱动器的任一 5V 栅极驱动 配套使用时,均可提供高密度电源。


俯视图



器件信息(1)

器件	包装介质	数量	封装	运输
CSD87350Q5D	13 英寸卷带	2500	小外形尺寸无引线 (SON) 5mm × 6mm 塑料封装	卷带封装

(1) 要了解所有可用封装,请见数据表末尾的可订购产品附录。 典型电源块效率与功率损耗





日录		
日录	$\overline{}$	\Rightarrow
нж	н	ملحت
	н	ж

1	特性1	7 Layout.		15
2	应用范围1	7.1 Lay	out Guidelines	15
3	说明1	7.2 Lay	out Example	16
4	修订历史记录 2	8 器件和文	C档支持	17
5	Specifications	8.1 文档	当支持	17
•	5.1 Absolute Maximum Ratings	8.2 接收	女文档更新通知	17
	5.2 Recommended Operating Conditions		≤资源	
	5.3 Thermal Information		示	
	5.4 Power Block Performance	8.5 静电	自放电警告	17
	5.5 Electrical Characteristics	8.6 Glo	ssary	17
	5.6 Typical Power Block Device Characteristics 5		付装和可订购信息	
	5.7 Typical Power Block MOSFET Characteristics 7	9.1 Q5[D 封装尺寸	18
6	Application and Implementation 10	9.2 焊盘	盘布局建议	19
-	6.1 Application Information		反建议	
	6.2 Typical Application	9.4 Q5I	D 卷带信息	20

4 修订历史记录

Changes from Revision D (September 2014) to Revision E	Page
Added note for I _{DM} in the <i>Absolute Maximum Ratings</i> table	3
• 己添加 接收文档更新通知部分和社区资源部分(位于器件和文档支持部分)	
Changes from Revision C (October 2011) to Revision D	Page
• 已添加处理额定值表、应用和实施部分、布局部分、器件和文档支持部分以	J及机械、封装和订购信息部分。
Changes from Revision B (September 2011) to Revision C	Page
• 将"DIM a"以毫米为单位的最大值由 1.55 更改为 1.5,将以英寸为单位的最	大值由 0.061 更改为 0.05918
Changes from Revision A (August 2011) to Revision B	Page
Replaced R _{DS(on)} with Z _{DS(on)}	
Added Equivalent System Performance section	
Added the Comparison of R _{DS(on)} vs Z _{DS(on)} table	
Added Electrical Performance bullet	
Changes from Original (March 2011) to Revision A	Page
Changed Power Dissipation, P _D in the Absolute Maximum Ratings table F	From; 13 W to 12 W 3



5 Specifications

5.1 Absolute Maximum Ratings

 $T_A = 25$ °C (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
		V _{IN} to P _{GND}	-0.8	30	V
Voltage	T_G to T_{GR}	-8	10	V	
		B _G to P _{GND}	-8	10	V
I_{DM}	Pulsed current rating ⁽²⁾			120	Α
P_D	Power dissipation			12	W
_	Avalandha anarav	Sync FET, $I_D = 105 \text{ A}$, $L = 0.1 \text{ mH}$		551	
E _{AS}	Avalanche energy	Control FET, $I_D = 60 \text{ A}$, $L = 0.1 \text{ mH}$		180	mJ
T_J	Operating junction temperature		– 55	150	°C
T _{stg}	Storage temperature		– 55	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

5.2 Recommended Operating Conditions

 $T_A = 25^{\circ}$ (unless otherwise noted)

		MIN	MAX	UNIT
V_{GS}	Gate drive voltage	4.5	8	V
V_{IN}	Input supply voltage		27	٧
$f_{\sf SW}$	Switching frequency $C_{BST} = 0.1 \mu F$ (min)	200	1500	kHz
	Operating current		40	Α
T _J	Operating temperature		125	°C

5.3 Thermal Information

 $T_A = 25^{\circ}C$ (unless otherwise stated)

	THERMAL METRIC	MIN	TYP	MAX	UNIT
В	Junction-to-ambient thermal resistance (min Cu) ⁽¹⁾⁽²⁾			102	°C/W
$R_{\theta JA}$	Junction-to-ambient thermal resistance (max Cu) (1)(2)			50	°C/W
В	Junction-to-case thermal resistance (top of package) (2)			20	°C/W
$R_{\theta JC}$	Junction-to-case thermal resistance (P _{GND} pin) ⁽²⁾			2	°C/W

⁽¹⁾ Device mounted on FR4 material with 1-in² (6.45-cm²) Cu.

5.4 Power Block Performance

 $T_A = 25^{\circ}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP I	MAX	UNIT
P _{LOSS}	Power loss ⁽¹⁾	$V_{IN} = 12 \text{ V V}_{GS} = 5 \text{ V, V}_{OUT} = 1.3 \text{ V,} \\ I_{OUT} = 25 \text{ A, } f_{SW} = 500 \text{ kHz,} \\ L_{OUT} = 0.3 \mu\text{H, T}_{J} = 25^{\circ}\text{C}$		3		W
I_{QVIN}	V _{IN} quiescent current	T_G to $T_{GR} = 0 \text{ V}$, B_G to $P_{GND} = 0 \text{ V}$		10		μΑ

⁽¹⁾ Measurement made with six 10-µF (TDK C3216X5R1C106KT or equivalent) ceramic capacitors placed across V_{IN} to P_{GND} pins and using a high-current 5-V driver IC.

⁽²⁾ Pulse duration \leq 50 µs. Duty cycle \leq 0.01%.

⁽²⁾ R_{BJC} is determined with the device mounted on a 1-in² (6.45-cm²), 2-oz (0.071-mm) thick Cu pad on a 1.5-in x 1.5-in (3.81-cm x 3.81-cm), 0.06-in (1.52-mm) thick FR4 board. R_{BJC} is specified by design while R_{BJA} is determined by the user's board design.




5.5 Electrical Characteristics


 $T_A = 25$ °C (unless otherwise stated)

PARAMETER	TEST CONDITIONS		Q1 CONTROL FET		Q2 SYNC FET			LINUT
		MIN TYP		MAX	MIN	TYP	MAX	UNIT
ARACTERISTICS				•				
Drain-to-source voltage	$V_{GS} = 0 \text{ V}, I_{DS} = 250 \mu\text{A}$	30			30			V
Drain-to-source leakage current	$V_{GS} = 0 \text{ V}, V_{DS} = 20 \text{ V}$			1			1	μА
Gate-to-source leakage current	$V_{DS} = 0 \text{ V}, V_{GS} = +10 / -8$			100			100	nA
Gate-to-source threshold voltage	$V_{DS} = V_{GS}, I_{DS} = 250 \mu A$	1		2.1	0.75		1.4	V
Effective AC on-impedance	$V_{IN} = 12 \text{ V}, V_{GS} = 5 \text{ V}, \\ V_{OUT} = 1.3 \text{ V}, I_{OUT} = 20 \text{ A}, \\ f_{SW} = 500 \text{ kHz}, \\ L_{OUT} = 0.3 \mu\text{H}$		5			1.2		mΩ
Transconductance	$V_{DS} = 15 \text{ V}, I_{DS} = 20 \text{ A}$		97			157		S
CHARACTERISTICS								
Input capacitance			1360	1770		2950	3835	pF
Output capacitance			565	735		1300	1690	pF
Reverse transfer capacitance) - 1 Will 2		19	25		50	65	pF
Series gate resistance			1.3	3		0.8	2	Ω
Gate charge total (4.5 V)			8.4	10.9		20	26	nC
Gate charge gate-to-drain	V _{DS} = 15 V,		1.6			3.6		nC
Gate charge gate-to-source	I _{DS} = 20 A		2.6			4.3		nC
Gate charge at V _{th}			1.6			2.3		nC
Output charge	$V_{DS} = 17 \text{ V}, V_{GS} = 0 \text{ V}$		9.7			28		nC
Turnon delay time			7			8		ns
Rise time	V _{DS} = 15 V, V _{GS} = 4.5 V,		17			10		ns
Turnoff delay time	$I_{DS} = 20 \text{ A}, R_G = 2 \Omega$		13			33		ns
Fall time			2.3			4.7		ns
ARACTERISTICS				,				
Diode forward voltage	I _{DS} = 20 A, V _{GS} = 0 V		0.85	1		0.77	1	V
Reverse recovery charge	$V_{dd} = 17 \text{ V}, I_F = 20 \text{ A},$		12.5			32		nC
Reverse recovery time	di/dt = 300 A/μs		22			28		ns
	Drain-to-source voltage Drain-to-source leakage current Gate-to-source leakage current Gate-to-source threshold voltage Effective AC on-impedance Transconductance CHARACTERISTICS Input capacitance Output capacitance Reverse transfer capacitance Series gate resistance Gate charge total (4.5 V) Gate charge gate-to-drain Gate charge gate-to-source Gate charge at V _{th} Output charge Turnon delay time Rise time Turnoff delay time Fall time ARACTERISTICS Diode forward voltage Reverse recovery charge	Drain-to-source voltage $V_{GS} = 0 \text{ V}$, $I_{DS} = 250 \text{ μA}$ Drain-to-source leakage current $V_{GS} = 0 \text{ V}$, $V_{DS} = 20 \text{ V}$ Gate-to-source leakage current $V_{DS} = 0 \text{ V}$, $V_{GS} = +10 \text{ /} -8$ Gate-to-source threshold voltage $V_{DS} = 0 \text{ V}$, $V_{GS} = 50 \text{ μA}$ Effective AC on-impedance $V_{IN} = 12 \text{ V}$, $V_{GS} = 5 \text{ V}$, $V_{OUT} = 1.3 \text{ V}$, $I_{DUT} = 20 \text{ A}$, $f_{SW} = 500 \text{ kHz}$, $I_{OUT} = 0.3 \text{ μH}$ Transconductance $V_{DS} = 15 \text{ V}$, $I_{DS} = 20 \text{ A}$ CHARACTERISTICSInput capacitance $V_{GS} = 0 \text{ V}$, $V_{DS} = 15 \text$	Drain-to-source voltage $V_{GS} = 0 \text{ V}$, $I_{DS} = 250 \text{ μA}$ 30Drain-to-source leakage current $V_{GS} = 0 \text{ V}$, $V_{DS} = 20 \text{ V}$ Gate-to-source leakage current $V_{DS} = 0 \text{ V}$, $V_{GS} = +10 /-8$ Gate-to-source threshold voltage $V_{DS} = 0 \text{ V}$, $V_{GS} = +10 /-8$ Effective AC on-impedance $V_{DS} = V_{GS}$, $I_{DS} = 250 \mu\text{A}$ 1Transconductance $V_{IN} = 12 \text{ V}$, $V_{GS} = 5 \text{ V}$, $V_{OUT} = 1.3 \text{ V}$, $I_{OUT} = 20 \text{ A}$, $f_{SW} = 500 \text{ kHz}$, $I_{OUT} = 0.3 \mu\text{H}$ Transconductance $V_{DS} = 15 \text{ V}$, $I_{DS} = 20 \text{ A}$ CHARACTERISTICSInput capacitance $V_{GS} = 0 \text{ V}$, $V_{DS} = 15 \text{ V}$, $V_{DS} = 20 \text{ A}$ Gate charge gate-to-drain $V_{DS} = 15 \text{ V}$, $V_{DS} = 20 \text{ A}$ Gate charge gate-to-source $V_{DS} = 15 \text{ V}$, $V_{DS} = 0 \text{ V}$ Gate charge at V_{th} $V_{DS} = 15 \text{ V}$, $V_{GS} = 4.5 \text{ V}$, $V_{DS} = 20 \text{ A}$, V_{DS	Drain-to-source voltage $V_{GS} = 0 \text{ V}$, $I_{DS} = 250 \text{ μA}$ 30Drain-to-source leakage current $V_{GS} = 0 \text{ V}$, $V_{DS} = 20 \text{ V}$ Gate-to-source leakage current $V_{DS} = 0 \text{ V}$, $V_{GS} = +10 / -8$ Gate-to-source threshold voltage $V_{DS} = 0 \text{ V}$, $V_{GS} = 10 / -8$ Effective AC on-impedance $V_{DS} = V_{GS}$, $I_{DS} = 250 \text{ μA}$ 1Effective AC on-impedance $V_{IN} = 12 \text{ V}$, $V_{GS} = 5 \text{ V}$, $V_{OUT} = 1.3 \text{ V}$, $I_{OUT} = 20 \text{ A}$, $I_{SW} = 500 \text{ kHz}$, $I_{COUT} = 0.3 \text{ μH}$ 5Transconductance $V_{DS} = 15 \text{ V}$, $I_{DS} = 20 \text{ A}$ 97CHARACTERISTICSInput capacitance1360Output capacitance $V_{CS} = 0 \text{ V}$, $V_{DS} = 15 \text{ V}$, $V_{DS} = 20 \text{ A}$ 2.6Gate charge gate-to-drain $V_{DS} = 15 \text{ V}$, $V_{DS} = 0 \text{ V}$ 2.6Gate charge at V_{th} 1.61.6Output charge $V_{DS} = 15 \text{ V}$, $V_{CS} = 0 \text{ V}$ 9.7Turnon delay time $V_{DS} = 15 \text{ V}$, $V_{CS} = 0 \text{ V}$ 1.7Inse time $V_{DS} = 15 \text{ V}$, $V_{CS} = 20 \text{ A}$ 1.3Fall time $V_{DS} = 20 \text{ A}$, $V_{CS} = 0 \text{ V}$ 0.85RACCTERISTICS $V_{CS} = 20 \text{ A}$,		Drain-to-source voltage $V_{GS} = 0 \text{ V}$, $I_{DS} = 250 \text{ μA}$ 30 30 Drain-to-source leakage current $V_{GS} = 0 \text{ V}$, $V_{DS} = 20 \text{ V}$ 1 Gate-to-source leakage current $V_{DS} = 0 \text{ V}$, $V_{GS} = +10 \text{ /} -8$ 100 Gate-to-source threshold voltage $V_{DS} = V_{GS}$, $I_{DS} = 250 \text{ μA}$ 1 2.1 0.75 Effective AC on-impedance $V_{IN} = 12 \text{ V}$, $V_{GS} = 5 \text{ V}$, $V_{OUT} = 1.3 \text{ V}$, $I_{OUT} = 20 \text{ A}$, $f_{SW} = 500 \text{ kHz}$, $I_{OUT} = 0.3 \text{ μH}$ 5 5 Transconductance $V_{DS} = 15 \text{ V}$, $I_{DS} = 20 \text{ A}$ 97 CHARACTERISTICS Input capacitance $V_{DS} = 15 \text{ V}$, $I_{DS} = 20 \text{ A}$ $V_{DS} = 15 \text{ V}$, $V_{DS} = 20 \text{ A}$ 2.6 Gate charge gate-to-drain $V_{DS} = 15 \text{ V}$, $V_{DS} = 0 \text{ V}$ 9.7 1.6 Output charge $V_{DS} = 15 \text{ V}$, $V_{DS} = 0 \text{ V}$ 9.7 Turnon delay time $V_{DS} = 15 \text{ V}$, $V_{DS} = 0 \text{ V}$ $V_{DS} = 15 \text{ V}$, $V_{DS} = 20 \text{ A}$, $V_{DS} = 20 \text{ A}$, $V_{DS} = 20 \text{ A}$	Drain-to-source voltage V _{GS} = 0 V, I _{DS} = 250 μA 30 30 Drain-to-source leakage current V _{GS} = 0 V, V _{DS} = 20 V 1 Gate-to-source leakage current V _{DS} = 0 V, V _{GS} = +10 / -8 100 Gate-to-source threshold voltage V _{DS} = V _{GS} , I _{DS} = 250 μA 1 2.1 0.75 Effective AC on-impedance V _{DS} = V _S , I _{DS} = 5 V, V _{OUT} = 1.3 V, I _{OUT} = 20 A, I _{SW} = 500 kHz, I _{OUT} = 0.3 μH 5 1.2 Transconductance V _{DS} = 15 V, I _{DS} = 20 A 97 157 CHARACTERISTICS Input capacitance V _{GS} = 0 V, V _{DS} = 15 V, I _{DS} = 20 A 2.6 4.3 3.6	

(1) Equivalent based on application testing. See *Equivalent System Performance* section for details.



Max $R_{\theta JA} = 50^{\circ} C/W$ when mounted on 1 in² (6.45 cm²) of 2-oz (0.071-mm) thick Cu.




Max $R_{\theta JA} = 102^{\circ}\text{C/W}$ when mounted on minimum pad area of 2-oz (0.071-mm) thick Cu.



5.6 Typical Power Block Device Characteristics


 T_J = 125°C, unless stated otherwise. The typical power block system characteristic curves Figure 3, Figure 4, and Figure 5 are based on measurements made on a PCB design with dimensions of 4 in (W) × 3.5 in (L) × 0.062 in (H) and 6 copper layers of 1-oz copper thickness. See *Application and Implementation* for detailed explanation.





Typical Power Block Device Characteristics (continued)


 T_J = 125°C, unless stated otherwise. The typical power block system characteristic curves Figure 3, Figure 4, and Figure 5 are based on measurements made on a PCB design with dimensions of 4 in (W) × 3.5 in (L) × 0.062 in (H) and 6 copper layers of 1-oz copper thickness. See *Application and Implementation* for detailed explanation.





5.7 Typical Power Block MOSFET Characteristics


 $T_A = 25$ °C, unless stated otherwise.



TEXAS INSTRUMENTS

Typical Power Block MOSFET Characteristics (continued)


 $T_A = 25$ °C, unless stated otherwise.





Typical Power Block MOSFET Characteristics (continued)

 $T_A = 25$ °C, unless stated otherwise.








Figure 22. Control MOSFET Normalized R_{DS(on)}









Figure 24. Control MOSFET Body Diode

Figure 25. Sync MOSFET Body Diode






Figure 26. Control MOSFET Unclamped Inductive Switching

Figure 27. Sync MOSFET Unclamped Inductive Switching



6 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

6.1 Application Information

The CSD87350Q5D NexFET power block is an optimized design for synchronous buck applications using 5-V gate drive. The control FET and sync FET silicon are parametrically tuned to yield the lowest power loss and highest system efficiency. As a result, a new rating method is needed which is tailored towards a more systems-centric environment. System-level performance curves such as power loss, Safe Operating Area (SOA), and normalized graphs allow engineers to predict the product performance in the actual application.

6.1.1 Equivalent System Performance

Many of today's high-performance computing systems require low-power consumption in an effort to reduce system operating temperatures and improve overall system efficiency. This has created a major emphasis on improving the conversion efficiency of today's synchronous buck topology. In particular, there has been an emphasis in improving the performance of the critical power semiconductor in the power stage of this application (see Figure 28). As such, optimization of the power semiconductors in these applications, needs to go beyond simply reducing R_{DS(ON)}.




Figure 28. Equivalent System Schematic

The CSD87350Q5D is part of Tl's power block product family which is a highly optimized product for use in a synchronous buck topology requiring high current, high efficiency, and high frequency. It incorporates Tl's latest generation silicon which has been optimized for switching performance, as well as minimizing losses associated with $Q_{\rm GD}$, $Q_{\rm GS}$, and $Q_{\rm RR}$. Furthermore, Tl's patented packaging technology has minimized losses by nearly eliminating parasitic elements between the control FET and sync FET connections (see Figure 29). A key challenge solved by Tl's patented packaging technology is the system level impact of Common Source Inductance (CSI). CSI greatly impedes the switching characteristics of any MOSFET which in turn increases switching losses and reduces system efficiency. As a result, the effects of CSI need to be considered during the MOSFET selection process. In addition, standard MOSFET switching loss equations used to predict system efficiency need to be modified in order to account for the effects of CSI. Further details behind the effects of CSI and modification of switching loss equations are outlined in *Power Loss Calculation With Common Source Inductance Consideration for Synchronous Buck Converters* (SLPA009).



Application Information (continued)





Figure 29. Elimination of Parasitic Inductances

The combination of TI's latest generation silicon and optimized packaging technology has created a benchmarking solution that outperforms industry standard MOSFET chipsets of similar $R_{DS(ON)}$ and MOSFET chipsets with lower $R_{DS(ON)}$. Figure 30 and Figure 31 compare the efficiency and power loss performance of the CSD87350Q5D versus industry standard MOSFET chipsets commonly used in this type of application. This comparison purely focuses on the efficiency and generated loss of the power semiconductors only. The performance of CSD87350Q5D clearly highlights the importance of considering the Effective AC On-Impedance $(Z_{DS(ON)})$ during the MOSFET selection process of any new design. Simply normalizing to traditional MOSFET $R_{DS(ON)}$ specifications is not an indicator of the actual in-circuit performance when using TI's power block technology.





Application Information (continued)

Table 1 compares the traditional DC measured $R_{DS(ON)}$ of CSD87350Q5D versus its $Z_{DS(ON)}$. This comparison takes into account the improved efficiency associated with TI's patented packaging technology. As such, when comparing TI's power block products to individually packaged discrete MOSFETs or dual MOSFETs in a standard package, the in-circuit switching performance of the solution must be considered. In this example, individually packaged discrete MOSFETs or dual MOSFETs in a standard package would need to have DC measured $R_{DS(ON)}$ values that are equivalent to CSD87350Q5D's $Z_{DS(ON)}$ value in order to have the same efficiency performance at full load. Mid- to light-load efficiency will still be lower with individually packaged discrete MOSFETs or dual MOSFETs in a standard package.

Table 1. Comparison of $R_{DS(ON)}$ vs $Z_{DS(ON)}$

PARAMETER	HS		LS	3	UNIT
PARAMETER	TYP	MAX	TYP	MAX	UNIT
Effective AC on-impedance Z _{DS(ON)} (V _{GS} = 5 V)	5	-	1.2	-	2
DC measured R _{DS(ON)} (V _{GS} = 4.5 V)	5	6.8	2.1	2.8	mΩ

6.1.2 Power Loss Curves

MOSFET centric parameters such as $R_{DS(ON)}$ and Q_{gd} are needed to estimate the loss generated by the devices. In an effort to simplify the design process for engineers, Texas Instruments has provided measured power loss performance curves. Figure 1 plots the power loss of the CSD87350Q5D as a function of load current. This curve is measured by configuring and running the CSD87350Q5D as it would be in the final application (see Figure 32). The measured power loss is the CSD87350Q5D loss and consists of both input conversion loss and gate drive loss. Equation 1 is used to generate the power loss curve.

$$(V_{IN} \times I_{IN}) + (V_{DD} \times I_{DD}) - (V_{SW_AVG} \times I_{OUT}) = power loss$$
 (1)

The power loss curve in Figure 1 is measured at the maximum recommended junction temperatures of 125°C under isothermal test conditions.

6.1.3 Safe Operating Area (SOA) Curves

The SOA curves in the CSD87350Q5D data sheet provides guidance on the temperature boundaries within an operating system by incorporating the thermal resistance and system power loss. Figure 3 to Figure 5 outline the temperature and airflow conditions required for a given load current. The area under the curve dictates the safe operating area. All the curves are based on measurements made on a PCB design with dimensions of 4 in (W) \times 3.5 in (L) \times 0.062 in (T) and 6 copper layers of 1-oz copper thickness.

6.1.4 Normalized Curves

The normalized curves in the CSD87350Q5D data sheet provides guidance on the power loss and SOA adjustments based on their application specific needs. These curves show how the power loss and SOA boundaries will adjust for a given set of system conditions. The primary Y-axis is the normalized change in power loss and the secondary Y-axis is the change is system temperature required in order to comply with the SOA curve. The change in power loss is a multiplier for the power loss curve and the change in temperature is subtracted from the SOA curve.



6.2 Typical Application




Figure 32.

6.2.1 Design Example: Calculating Power Loss and SOA

The user can estimate product loss and SOA boundaries by arithmetic means (see *Operating Conditions*). Though the power loss and SOA curves in this data sheet are taken for a specific set of test conditions, the following procedure will outline the steps the user should take to predict product performance for any set of system conditions.

6.2.2 Operating Conditions

- Output current = 25 A
- Input voltage = 7 V
- Output voltage = 1 V
- Switching frequency = 800 kHz
- Inductor = 0.2 µH

6.2.2.1 Calculating Power Loss

- Power Loss at 25 A = 3.5 W (Figure 1)
- Normalized Power Loss for input voltage ≈ 1.07 (Figure 7)
- Normalized Power Loss for output voltage ≈ 0.95 (Figure 8)
- Normalized Power Loss for switching frequency ≈ 1.11 (Figure 6)
- Normalized Power Loss for output inductor ≈ 1.07 (Figure 9)
- Final calculated Power Loss = 3.5 W x 1.07 x 0.95 x 1.11 x 1.07 ≈ 4.23 W

6.2.2.2 Calculating SOA Adjustments

- SOA adjustment for input voltage ≈ 2°C (Figure 7)
- SOA adjustment for output voltage ≈ -1.3°C (Figure 8)
- SOA adjustment for switching frequency ≈ 2.8°C (Figure 6)
- SOA adjustment for output inductor ≈ 1.6°C (Figure 9)
- Final calculated SOA adjustment = 2 + (-1.3) + 2.8 + 1.6 ≈ 5.1°C

In the previous design example, the estimated power loss of the CSD87350Q5D would increase to 4.23 W. In addition, the maximum allowable board and/or ambient temperature would have to decrease by 5.1°C. Figure 33 graphically shows how the SOA curve would be adjusted accordingly.

1. Start by drawing a horizontal line from the application current to the SOA curve.



Typical Application (continued)

- 2. Draw a vertical line from the SOA curve intercept down to the board/ambient temperature.
- 3. Adjust the SOA board/ambient temperature by subtracting the temperature adjustment value.

In the design example, the SOA temperature adjustment yields a reduction in allowable board/ambient temperature of 5.1°C. In the event the adjustment value is a negative number, subtracting the negative number would yield an increase in allowable board/ambient temperature.




Figure 33. Power Block SOA



7 Layout

7.1 Layout Guidelines

There are two key system-level parameters that can be addressed with a proper PCB design: electrical and thermal performance. Properly optimizing the PCB layout will yield maximum performance in both areas. The following sections provide a brief description on how to address each parameter.

7.1.1 Electrical Performance

The power block has the ability to switch voltages at rates greater than 10kV/µs. Take special care with the PCB layout design and placement of the input capacitors, driver IC, and output inductor.

- The placement of the input capacitors relative to the power block's VIN and PGND pins should have the highest priority during the component placement routine. It is critical to minimize these node lengths. As such, ceramic input capacitors need to be placed as close as possible to the VIN and PGND pins (see Figure 34). The example in Figure 34 uses 6 × 10-µF ceramic capacitors (TDK Part C3216X5R1C106KT or equivalent). Notice there are ceramic capacitors on both sides of the board with an appropriate amount of vias interconnecting both layers. In terms of priority of placement next to the power block, C5, C7, C19, and C8 should follow in order.
- The driver IC should be placed relatively close to the power block gate pins. T_G and B_G should connect to the
 outputs of the driver IC. The T_{GR} pin serves as the return path of the high-side gate drive circuitry and should
 be connected to the phase pin of the IC (sometimes called LX, LL, SW, PH, etc.). The bootstrap capacitor for
 the driver IC will also connect to this pin.
- The switching node of the output inductor should be placed relatively close to the power block VSW pins.
 Minimizing the node length between these two components will reduce the PCB conduction losses and actually reduce the switching noise level.
- In the event the switch node waveform exhibits ringing that reaches undesirable levels, the use of a boost resistor or RC snubber can be an effective way to reduce the peak ring level. The recommended boost resistor value will range between 1 Ω to 4.7 Ω depending on the output characteristics of driver IC used in conjunction with the power block. The RC snubber values can range from 0.5 Ω to 2.2 Ω for the R and 330 pF to 2200 pF for the C. Refer to *Snubber Circuits: Theory*, *Design and Application* (SLUP100) for more details on how to properly tune the RC snubber values. The RC snubber should be placed as close as possible to the Vsw node and PGND see Figure 34. (1)

7.1.2 Thermal Considerations

The power block has the ability to use the GND planes as the primary thermal path. As such, the use of thermal vias is an effective way to pull away heat from the device and into the system board. Concerns of solder voids and manufacturability problems can be addressed by the use of three basic tactics to minimize the amount of solder attach that will wick down the via barrel:

- Intentionally space out the vias from each other to avoid a cluster of holes in a given area.
- Use the smallest drill size allowed in your design. The example in Figure 34 uses vias with a 10-mil drill hole and a 16-mil capture pad.
- Tent the opposite side of the via with solder-mask.

In the end, the number and drill size of the thermal vias should align with the end user's PCB design rules and manufacturing capabilities.

Keong W. Kam, David Pommerenke, "EMI Analysis Methods for Synchronous Buck Converter EMI Root Cause Analysis", University of Missouri – Rolla



7.2 Layout Example




Figure 34. Recommended PCB Layout (Top View)



中)

8 器件和文档支持

8.1 文档支持

8.1.1 相关文档

相关文档请参见以下部分:

- 通过 PCB 布局技术来降低振铃
- 针对同步降压转换器的功率损耗计算(包含共源电感注意事项)
- 《缓冲电路:理论,设计和应用》

8.2 接收文档更新通知

如需接收文档更新通知,请访问 www.ti.com.cn 网站上的器件产品文件夹。点击右上角的提醒我 (Alert me) 注册后,即可每周定期收到已更改的产品信息。有关更改的详细信息,请查阅已修订文档中包含的修订历史记录。

8.3 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

8.4 商标

NexFET, E2E are trademarks of Texas Instruments.

All other trademarks are the property of their respective owners.

8.5 静电放电警告



这些装置包含有限的内置 ESD 保护。 存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

8.6 Glossary

SLYZ022 — TI Glossary.


This glossary lists and explains terms, acronyms, and definitions.



9 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对本文档进行修订的情况下发生改变。欲获得该数据表的浏览器版本,请查阅左侧的导航栏。


9.1 Q5D 封装尺寸



DIM	毫米		英寸	†		
Dilvi	最小值	最大值	最小值	最大值		
а	1.40	1.5	0.055	0.059		
b	0.360	0.460	0.014	0.018		
С	0.150	0.250	0.006	0.010		
c1	0.150	0.250	0.006	0.010		
d	1.630	1.730	0.064	0.068		
d1	0.280	0.380	0.011	0.015		
d2	0.200	0.300	0.008	0.012		
d3	0.291	0.391	0.012	0.015		
D1	4.900	5.100	0.193	0.201		
D2	4.269	4.369	0.168	0.172		
Е	4.900	5.100	0.193	0.201		
E1	5.900	6.100	0.232	0.240		
E2	3.106	3.206	0.122	0.126		
е	1.27 典型值		0.05	0		
f	0.396	0.496	0.016	0.020		
L	0.510	0.710	0.020	0.028		
θ	0.00	_	_	_		
K	0.812	!	0.03	2		




9.2 焊盘布局建议



NOTE: 尺寸单位为 mm (英寸)。

9.3 模板建议




NOTE: 尺寸单位为 mm (英寸)。

有关针对 PCB 设计的建议电路布局布线,请参见《通过 PCB 布局布线技巧来减少振铃》(文献编号: SLPA005)。



9.4 Q5D 卷带信息



A0 = 5.30 ±0.10 B0 = 6.50 ±0.10 K0 = 1.90 ±0.10

M0191-01

NOTES: 1. 10 链轮孔距累积容差为 ±0.2


- 2. 每 100mm 长度的翘曲不能超过 1mm,250mm 长度的非累积量 (Camber not to exceed 1 mm in 100 mm, noncumulative over 250 mm)。
- 3. 材料: 黑色抗静电聚苯乙烯。
- 4. 全部尺寸单位为 mm,除非另外注明。
- 5. 厚度: 0.3 ± 0.05mm。
- 6. MSL1 260°C (红外 (IR) 和传导) PbF 回流焊兼容

PACKAGE MATERIALS INFORMATION

www.ti.com 18-Jun-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CSD87350Q5D	LSON- CLIP	DQY	8	2500	330.0	12.4	5.3	6.3	1.8	8.0	12.0	Q2
CSD87350Q5DG4	LSON- CLIP	DQY	8	2500	330.0	12.4	5.3	6.3	1.8	8.0	12.0	Q2

www.ti.com 18-Jun-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CSD87350Q5D	LSON-CLIP	DQY	8	2500	346.0	346.0	33.0
CSD87350Q5DG4	LSON-CLIP	DQY	8	2500	346.0	346.0	33.0

重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。 严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 版权所有 © 2025,德州仪器 (TI) 公司