

CSD86336Q3D 同步降压 NexFET™ 电源块

1 特性

- 半桥电源块
- 12A 电流下系统效率高达 93.0%
- 工作电流高达 20A
- 高频工作（高达 1.5MHz）
- 高密度小外形尺寸无引线 (SON) 3.3mm × 3.3mm 封装
- 针对 5V 栅极驱动进行了优化
- 开关损耗较低
- 超低电感封装
- 符合 RoHS 标准
- 无卤素
- 无铅引脚镀层


2 应用

- 同步降压转换器
 - 高频 应用
 - 高电流、低占空比 应用
- 多相位同步降压转换器
- 负载点 (POL) 直流/直流转换器
- IMVP、VRM 和 VRD “应用”列表的

3 说明

CSD86336Q3D NexFET™ 电源块是面向同步降压 应用的优化设计方案，能够以 3.3mm × 3.3mm 的小巧外形提供高电流、高效率以及高频率性能。该产品针对 5V 栅极驱动 应用进行了优化，在与来自外部控制器/驱动器的任一 5V 栅极驱动配套使用时，可提供一套灵活的解决方案来实现高密度电源。


俯视图




器件信息(1)

器件	介质	数量	封装	发货
CSD86336Q3D	13 英寸卷带	2500	SON 3.30mm × 3.30mm 塑料封装	卷带封装
CSD86336Q3DT	7 英寸卷带	250		

(1) 如需了解所有可用封装，请参阅数据表末尾的可订购产品附录。



典型电源块效率与功率损耗



目录

1	特性	1	6.4	Normalized Curves	13
2	应用	1	6.5	Calculating Power Loss and Safe Operating Area (SOA)	14
3	说明	1	7	Layout	16
4	修订历史记录	2	7.1	Recommended Schematic Overview	16
5	Specifications	3	7.2	Recommended PCB Design Overview	17
5.1	Absolute Maximum Ratings	3	8	器件和文档支持	19
5.2	Recommended Operating Conditions	3	8.1	接收文档更新通知	19
5.3	Thermal Information	3	8.2	社区资源	19
5.4	Power Block Performance	3	8.3	商标	19
5.5	Electrical Characteristics – Q1 Control FET	4	8.4	静电放电警告	19
5.6	Electrical Characteristics – Q2 Sync FET	5	8.5	Glossary	19
5.7	Typical Power Block Device Characteristics	6	9	机械、封装和可订购信息	20
5.8	Typical Power Block MOSFET Characteristics	8	9.1	Q3D 封装尺寸	20
6	Application and Implementation	11	9.2	引脚配置	20
6.1	Application Information	11	9.3	焊盘图案建议	21
6.2	Power Loss Curves	13	9.4	模版建议	22
6.3	Safe Operating Area (SOA) Curves	13			

4 修订历史记录

日期	修订版本	说明
2018 年 3 月	*	初始发行版。

5 Specifications

5.1 Absolute Maximum Ratings

$T_A = 25^\circ\text{C}$ (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Voltage	V_{IN} to P_{GND}		25	V
	V_{SW} to P_{GND}		25	
	V_{SW} to P_{GND} (10 ns)		27	
	T_G to T_{GR}	–8	10	
	B_G to P_{GND}	–8	10	
Pulsed current rating, IDM ⁽²⁾			60	A
Power dissipation, P_D			6	W
Avalanche energy, E_{AS}	Sync FET, $I_D = 40\text{ A}$, $L = 0.1\text{ mH}$		80	mJ
	Control FET, $I_D = 26\text{ A}$, $L = 0.1\text{ mH}$		34	
T_J and T_{STG}	Operating junction and storage temperature	–55	150	$^\circ\text{C}$

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Pulse duration = 50 μs . Duty cycle = 0.01.

5.2 Recommended Operating Conditions

$T_A = 25^\circ\text{C}$ (unless otherwise noted)

		MIN	MAX	UNIT
V_{GS}	Gate drive voltage	4.5	8	V
V_{IN}	Input supply voltage ⁽¹⁾		22	V
f_{SW}	Switching frequency $C_{BST} = 0.1\text{ }\mu\text{F}$ (min)		1500	kHz
	Operating current		20	A
T_J	Operating temperature		125	$^\circ\text{C}$
T_{STG}	Storage temperature		125	$^\circ\text{C}$

(1) Operating at high V_{IN} can create excessive AC voltage overshoots on the switch node (V_{SW}) during MOSFET switching transients. For reliable operation, the switch node (V_{SW}) to ground voltage must remain at or below the *Absolute Maximum Ratings*.

5.3 Thermal Information

$T_A = 25^\circ\text{C}$ (unless otherwise noted)

	THERMAL METRIC	MIN	MAX	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance (min Cu) ⁽¹⁾		105	$^\circ\text{C/W}$
$R_{\theta JA}$	Junction-to-ambient thermal resistance (max Cu) ^{(1) (2)}		55	$^\circ\text{C/W}$
$R_{\theta JC}$	Junction-to-case thermal resistance (top of package) ⁽¹⁾		17	$^\circ\text{C/W}$
$R_{\theta JC}$	Junction-to-case thermal resistance (P_{GND} pin) ⁽¹⁾		3.2	$^\circ\text{C/W}$

(1) $R_{\theta JC}$ is determined with the device mounted on a 1-in² (6.45-cm²), 2-oz (0.071-mm) thick Cu pad on a 1.5-in \times 1.5-in (3.81-cm \times 3.81-cm), 0.06-in (1.52-mm) thick FR4 board. $R_{\theta JC}$ is specified by design while $R_{\theta JA}$ is determined by the user's board design.

(2) Device mounted on FR4 material with 1-in² (6.45-cm²) Cu.

5.4 Power Block Performance

$T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
P_{LOSS}	Power loss ⁽¹⁾	$V_{IN} = 12\text{ V}$, $V_{GS} = 5\text{ V}$, $V_{OUT} = 1.3\text{ V}$, $I_{OUT} = 15\text{ A}$, $f_{SW} = 500\text{ kHz}$, $L_{OUT} = 950\text{ nH}$, $T_J = 25^\circ\text{C}$			W
I_{QVIN}	V_{IN} quiescent current ⁽¹⁾	T_G to $T_{GR} = 0\text{ V}$, B_G to $P_{GND} = 0\text{ V}$, $V_{IN} = 12\text{ V}$			μA

(1) Measurement made with six 10- μF (TDK C3216X5R1C106KT or equivalent) ceramic capacitors placed across V_{IN} to P_{GND} pins and using a high-current 5-V driver IC.

5.5 Electrical Characteristics – Q1 Control FET


 $T_j = 25\text{ }^{\circ}\text{C}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
STATIC CHARACTERISTICS						
BV _{DSS}	Drain-to-source voltage	V _{GS} = 0 V, I _{DS} = 250 μA	25			V
I _{DSS}	Drain-to-source leakage current	V _{GS} = 0 V, V _{DS} = 20 V			1	μA
I _{GSS}	Gate-to-source leakage current	V _{DS} = 0 V, V _{GS} = +10 / –8 V			100	nA
V _{GS(th)}	Gate-to-source threshold voltage	V _{DS} = V _{GS} , I _{DS} = 250 μA	1.1	1.5	1.9	V
Z _{DS(on)}	Effective AC on-impedance	V _{IN} = 12 V, V _{GS} = 5 V, V _{OUT} = 1.3 V, I _{OUT} = 20 A, f _{SW} = 500 kHz, L _{OUT} = 950 nH		9.1		mΩ
g _{fs}	Transconductance	V _{DS} = 2.5 V, I _{DS} = 14 A		40		S
DYNAMIC CHARACTERISTICS						
C _{ISS}	Input capacitance	V _{GS} = 0 V, V _{DS} = 12.5 V, f = 1 Mhz		380	494	pF
C _{OSS}	Output capacitance			263	342	pF
C _{RSS}	Reverse transfer capacitance			14.1	18.3	pF
R _G	Series gate resistance			4.0	8.0	Ω
Q _g	Gate charge total (4.5 V)	V _{DS} = 12.5 V, I _{DS} = 14 A		2.9	3.8	nC
Q _{gd}	Gate charge – gate-to-drain			0.6		nC
Q _{gs}	Gate charge – gate-to-source			1.4		nC
Q _{g(th)}	Gate charge at V _{th}			0.6		nC
Q _{OSS}	Output charge	V _{DS} = 12.5 V, V _{GS} = 0 V		5.4		nC
t _{d(on)}	Turn on delay time	V _{DS} = 12.5 V, V _{GS} = 4.5 V, I _{DS} = 14 A, R _G = 0 Ω		5		ns
t _r	Rise time			10		ns
t _{d(off)}	Turn off delay time			7		ns
t _f	Fall time			2		ns
DIODE CHARACTERISTICS						
V _{SD}	Diode forward voltage	I _{DS} = 14 A, V _{GS} = 0 V		0.86	1.0	V
Q _{rr}	Reverse recovery charge	V _{DS} = 12.5 V, I _F = 14 A, di/dt = 300 A/μs		14.7		nC
t _{rr}	Reverse recovery time			15		ns


5.6 Electrical Characteristics – Q2 Sync FET

$T_J = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
STATIC CHARACTERISTICS						
BV _{DSS}	Drain-to-source voltage	V _{GS} = 0 V, I _{DS} = 250 μA	25			V
I _{DSS}	Drain-to-source leakage current	V _{GS} = 0 V, V _{DS} = 20 V			1	μA
I _{GSS}	Gate-to-source leakage current	V _{DS} = 0 V, V _{GS} = +10 / −8 V			100	nA
V _{GS(th)}	Gate-to-source threshold voltage	V _{DS} = V _{GS} , I _{DS} = 250 μA	1.0	1.3	1.6	V
Z _{DS(on)}	Effective AC on-impedance	V _{IN} = 12 V, V _{GS} = 5 V, V _{OUT} = 1.3 V, I _{OUT} = 20 A, f _{SW} = 500 kHz, L _{OUT} = 950 nH	3.4			mΩ
g _{fs}	Transconductance	V _{DS} = 2.5 V, I _{DS} = 14 A	57			S
DYNAMIC CHARACTERISTICS						
C _{ISS}	Input capacitance	V _{GS} = 0 V, V _{DS} = 12.5 V, f = 1 Mhz	728	970		pF
C _{OSS}	Output capacitance		501	664		pF
C _{RSS}	Reverse transfer capacitance		26	33		pF
R _G	Series gate resistance		0.65	1.3		Ω
Q _g	Gate charge total (4.5 V)	V _{DS} = 12.5 V, I _{DS} = 14 A	5.7	7.4		nC
Q _{gd}	Gate charge – gate-to-drain		1.2			nC
Q _{gs}	Gate charge – gate-to-source		2.1			nC
Q _{g(th)}	Gate charge at V _{th}		1.0			nC
Q _{OSS}	Output charge	V _{DS} = 12.5 V, V _{GS} = 0 V	10.3			nC
t _{d(on)}	Turn on delay time	V _{DS} = 12.5 V, V _{GS} = 4.5 V, I _{DS} = 14 A, R _G = 0 Ω	4			ns
t _r	Rise time		10			ns
t _{d(off)}	Turn off delay time		8			ns
t _f	Fall time		2			ns
DIODE CHARACTERISTICS						
V _{SD}	Diode forward voltage	I _{DS} = 14 A, V _{GS} = 0 V	0.82	0.95		V
Q _{rr}	Reverse recovery charge	V _{DS} = 12.5 V, I _F = 14 A, di/dt = 300 A/μs	25.4			nC
t _{rr}	Reverse recovery time		18			ns



Max $R_{\theta JA} = 55^\circ\text{C}/\text{W}$
when mounted on 1 in²
(6.45 cm²) of 2-oz
(0.071-mm) thick Cu.



Max $R_{\theta JA} = 105^\circ\text{C}/\text{W}$
when mounted on
minimum pad area of
2-oz (0.071-mm) thick
Cu.

5.7 Typical Power Block Device Characteristics

Test conditions: $V_{IN} = 12\text{ V}$, $V_{DD} = 5\text{ V}$, $f_{SW} = 500\text{ kHz}$, $V_{OUT} = 1.3\text{ V}$, $L_{OUT} = 0.95\text{ }\mu\text{H}$, $I_{OUT} = 20\text{ A}$, $T_J = 125^\circ\text{C}$, unless stated otherwise.




图 1. Power Loss vs Output Current




图 2. Power Loss vs Temperature




图 3. Typical Safe Operating Area (SOA) ⁽¹⁾

(1) The Typical Power Block System Characteristic curves are based on measurements made on a PCB design with dimensions of 4 in (W) × 3.5 in (L) × 0.062 in (H) and 6 copper layers of 1-oz copper thickness. See [Application and Implementation](#) section for detailed explanation.

Typical Power Block Device Characteristics (接下页)

Test conditions: $V_{IN} = 12\text{ V}$, $V_{DD} = 5\text{ V}$, $f_{SW} = 500\text{ kHz}$, $V_{OUT} = 1.3\text{ V}$, $L_{OUT} = 0.95\text{ }\mu\text{H}$, $I_{OUT} = 20\text{ A}$, $T_J = 125^\circ\text{C}$, unless stated otherwise.




图 4. Normalized Power Loss vs Switching Frequency




图 5. Normalized Power Loss vs Input Voltage




图 6. Normalized Power Loss vs Output Voltage




图 7. Normalized Power Loss vs Output Inductance

5.8 Typical Power Block MOSFET Characteristics

$T_A = 25^\circ\text{C}$, unless stated otherwise.




图 8. Control MOSFET Saturation




图 9. Sync MOSFET Saturation




图 10. Control MOSFET Transfer




图 11. Sync MOSFET Transfer




图 12. Control MOSFET Gate Charge




图 13. Sync MOSFET Gate Charge

Typical Power Block MOSFET Characteristics (接下页)

$T_A = 25^\circ\text{C}$, unless stated otherwise.




图 14. Control MOSFET Capacitance




图 15. Sync MOSFET Capacitance




图 16. Control MOSFET $V_{GS(th)}$




图 17. Sync MOSFET $V_{GS(th)}$




图 18. Control MOSFET $R_{DS(on)}$ vs V_{GS}




图 19. Sync MOSFET $R_{DS(on)}$ vs V_{GS}

Typical Power Block MOSFET Characteristics (接下页)

$T_A = 25^\circ\text{C}$, unless stated otherwise.




图 20. Control MOSFET Normalized $R_{DS(on)}$




图 21. Sync MOSFET Normalized $R_{DS(on)}$




图 22. Control MOSFET Body Diode




图 23. Sync MOSFET Body Diode




图 24. Control MOSFET Unclamped Inductive Switching




图 25. Sync MOSFET Unclamped Inductive Switching

6 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

6.1 Application Information

6.1.1 Equivalent System Performance

Many of today's high-performance computing systems require low-power consumption in an effort to reduce system operating temperatures and improve overall system efficiency. This has created a major emphasis on improving the conversion efficiency of today's synchronous buck topology. In particular, there has been an emphasis in improving the performance of the critical power semiconductor in the power stage of this application (see 图 26). As such, optimization of the power semiconductors in these applications, needs to go beyond simply reducing $R_{DS(ON)}$.




图 26. Synchronous Buck Topology

The CSD86336Q3D is part of TI's power block product family which is a highly optimized product for use in a synchronous buck topology requiring high current, high efficiency, and high frequency. It incorporates TI's latest generation silicon which has been optimized for switching performance, as well as minimizing losses associated with Q_{GD} , Q_{GS} , and Q_{RR} . Furthermore, TI's patented packaging technology has minimized losses by nearly eliminating parasitic elements between the control FET and sync FET connections (see 图 27). A key challenge solved by TI's patented packaging technology is the system level impact of Common Source Inductance (CSI). CSI greatly impedes the switching characteristics of any MOSFET which in turn increases switching losses and reduces system efficiency. As a result, the effects of CSI need to be considered during the MOSFET selection process. In addition, standard MOSFET switching loss equations used to predict system efficiency need to be modified in order to account for the effects of CSI. Further details behind the effects of CSI and modification of switching loss equations are outlined in [Power Loss Calculation With Common Source Inductance Consideration for Synchronous Buck Converters](#) (SLPA009).

Application Information (接下页)




图 27. Elimination of Common Source Inductance

The combination of TI's latest generation silicon and optimized packaging technology has created a benchmarking solution that outperforms industry standard MOSFET chipsets of similar $R_{DS(ON)}$ and MOSFET chipsets with lower $R_{DS(ON)}$. 图 28 和 图 29 比较了 CSD86336Q3D 与在此类应用中常用的行业标准 MOSFET 芯片组的效率和功率损耗性能。此比较纯粹专注于功率半导体器件的效率和产生的损耗。CSD86336Q3D 的性能清楚地强调了在设计任何新设计时，在 MOSFET 选择过程中考虑有效 AC 阻抗 ($Z_{DS(ON)}$) 的重要性。简单地归一化到传统 MOSFET $R_{DS(ON)}$ 规格并不表示使用 TI 的功率块技术时的实际电路性能。




图 28. Efficiency




图 29. Power Loss

Application Information (接下页)

表 1 compares the traditional DC measured $R_{DS(ON)}$ of CSD86336Q3D versus its $Z_{DS(ON)}$. This comparison takes into account the improved efficiency associated with TI's patented packaging technology. As such, when comparing TI's power block products to individually packaged discrete MOSFETs or dual MOSFETs in a standard package, the in-circuit switching performance of the solution must be considered. In this example, individually packaged discrete MOSFETs or dual MOSFETs in a standard package would need to have DC measured $R_{DS(ON)}$ values that are equivalent to the $Z_{DS(ON)}$ value of CSD86336Q3D in order to have the same efficiency performance at full load. Mid to light-load efficiency will still be lower with individually packaged discrete MOSFETs or dual MOSFETs in a standard package.

表 1. Comparison of $R_{DS(ON)}$ vs $Z_{DS(ON)}$

PARAMETER	HS		LS	
	TYP	MAX	TYP	MAX
Effective AC on-impedance $Z_{DS(ON)}$ ($V_{GS} = 5\text{ V}$)	9.1	—	3.4	—
DC measured $R_{DS(ON)}$ ($V_{GS} = 4.5\text{ V}$)	9.1	11.4	4.6	5.7

The CSD86336Q3D NexFET™ power block is an optimized design for synchronous buck applications using 5-V gate drive. The control FET and sync FET silicon are parametrically tuned to yield the lowest power loss and highest system efficiency. As a result, a new rating method is needed which is tailored towards a more systems-centric environment. System-level performance curves such as power loss, safe operating area (SOA), and normalized graphs allow engineers to predict the product performance in the actual application.

6.2 Power Loss Curves

MOSFET centric parameters such as $R_{DS(ON)}$ and Q_{gd} are needed to estimate the loss generated by the devices. In an effort to simplify the design process for engineers, Texas Instruments has provided measured power loss performance curves. 图 1 plots the power loss of the CSD86336Q3D as a function of load current. This curve is measured by configuring and running the CSD86336Q3D as it would be in the final application (see 图 30). The measured power loss is the CSD86336Q3D loss and consists of both input conversion loss and gate drive loss. 公式 1 is used to generate the power loss curve.

$$(V_{IN} \times I_{IN}) + (V_{DD} \times I_{DD}) - (V_{SW_AVG} \times I_{OUT}) = \text{power loss} \quad (1)$$

The power loss curve in 图 1 is measured at the maximum recommended junction temperatures of 125°C under isothermal test conditions.


6.3 Safe Operating Area (SOA) Curves

The SOA curve in the CSD86336Q3D data sheet provides guidance on the temperature boundaries within an operating system by incorporating the thermal resistance and system power loss. 图 3 outlines the temperature conditions required for a given load current. The area under the curve dictates the safe operating area. All the curves are based on measurements made on a PCB design with dimensions of 4 in (W) × 3.5 in (L) × 0.062 in (T) and 6 copper layers of 1-oz copper thickness.

6.4 Normalized Curves

The normalized curves in the CSD86336Q3D data sheet provides guidance on the power loss and SOA adjustments based on their application specific needs. These curves show how the power loss and SOA boundaries will adjust for a given set of systems conditions. The primary Y-axis is the normalized change in power loss and the secondary Y-axis is the change in system temperature required in order to comply with the SOA curve. The change in power loss is a multiplier for the power loss curve and the change in temperature is subtracted from the SOA curve.

Normalized Curves (接下页)



Copyright © 2017, Texas Instruments Incorporated

图 30. Typical Application

6.5 Calculating Power Loss and Safe Operating Area (SOA)

The user can estimate power loss and SOA boundaries by arithmetic means (see [Design Example](#)). Though the power loss and SOA curves in this data sheet are taken for a specific set of test conditions, the following procedure will outline the steps the user should take to predict product performance for any set of system conditions.

6.5.1 Design Example

Operating conditions:

- Output current = 18.0 A
- Input voltage = 5.0 V
- Output voltage = 1.8 V
- Switching frequency = 750 kHz
- Inductor = 290 nH

6.5.2 Calculating Power Loss

- Power loss at 18 A = 3.03 W (图 1)
- Normalized power loss for input voltage ≈ 1.1 (图 5)
- Normalized power loss for output voltage ≈ 1.07 (图 6)
- Normalized power loss for switching frequency ≈ 1.08 (图 4)
- Normalized power loss for output inductor ≈ 1.0 (图 7)
- **Final calculated power loss = $3.03 \text{ W} \times 1.1 \times 1.07 \times 1.08 \times 1.0 \approx 3.85 \text{ W}$**

6.5.3 Calculating SOA Adjustments

- SOA adjustment for input voltage $\approx 1.0^\circ\text{C}$ (图 5)
- SOA adjustment for output voltage $\approx 0.68^\circ\text{C}$ (图 6)
- SOA adjustment for switching frequency $\approx 0.75^\circ\text{C}$ (图 4)
- SOA adjustment for output inductor $\approx 0.02^\circ\text{C}$ (图 7)
- **Final calculated SOA adjustment = $1.0 + 0.68 + 0.75 + 0.02 \approx 2.45^\circ\text{C}$**

Calculating Power Loss and Safe Operating Area (SOA) (接下页)

In the design example above, the estimated power loss of the CSD86336Q3D would increase to 3.85 W. In addition, the maximum allowable board and/or ambient temperature would have to decrease by 2.45°C. 图 31 graphically shows how the SOA curve would be adjusted accordingly.

1. Start by drawing a horizontal line from the application current to the SOA curve.
2. Draw a vertical line from the SOA curve intercept down to the board/ambient temperature.
3. Adjust the SOA board/ambient temperature by subtracting the temperature adjustment value.

In the design example, the SOA temperature adjustment yields a reduction in allowable board/ambient temperature of 2.45°C. In the event the adjustment value is a negative number, subtracting the negative number would yield an increase in allowable board/ambient temperature.




图 31. Power Block SOA

7.2 Recommended PCB Design Overview

There are two key system-level parameters that can be addressed with a proper PCB design: electrical and thermal performance. Properly optimizing the PCB layout yields maximum performance in both areas. A brief description on how to address each parameter follows.

7.2.1 Electrical Performance

The power block has the ability to switch at voltage rates greater than 10 kV/μs. Special care must be taken with the PCB layout design and placement of the input capacitors, inductor, driver IC and output capacitors.

- The placement of the input capacitors relative to the power block's VIN and PGND pins should have the highest priority during the component placement routine. It is critical to minimize these node lengths. As such, ceramic input capacitors need to be placed as close as possible to the VIN and PGND pins (see [Figure 33](#)). It is recommended that one 3.3-nF (or similar), 0402, 50-V ceramic capacitor be placed on the top side of the board as close as possible to VIN and PGND pins. In addition, a minimum of 40 μF of bulk ceramic capacitance should be placed as close as possible to the power block in a design. For high-density design, some of these ceramic capacitors can be placed on the bottom layer of PCB with appropriate number of vias interconnecting both layers.
- The driver IC should be placed relatively close to the power block gate pins. T_G and B_G should connect to the outputs of the driver IC. The T_{GR} pin serves as the return path of the high-side gate drive circuitry and should be connected to the phase pin of the IC (sometimes called LX, LL, SW, PH, etc.). The bootstrap capacitor for the driver IC will also connect to this pin.
- The switching node of the output inductor should be placed relatively close to the power block VSW pins. Minimizing the node length between these two components will reduce the PCB conduction losses and actually reduce the switching noise level. In the event the switch node waveform exhibits ringing that reaches undesirable levels, the use of a boost resistor or RC snubber can be an effective way to easily reduce the peak ring level. The recommended boost resistor value will range between 1.0 Ω to 4.7 Ω depending on the output characteristics of driver IC used in conjunction with the power block. The RC snubber values can range from 0.5 Ω to 2.2 Ω for the R and 330 pF to 2200 pF for the C. Please refer to [Snubber Circuits: Theory, Design and Application](#) (SLUP100) for more details on how to properly tune the RC snubber values. The RC snubber should be placed as close as possible to the VSW node and PGND (see [Figure 33](#) and [Figure 34](#)).⁽¹⁾

(1) Keong W. Kam, David Pommerenke, "EMI Analysis Methods for Synchronous Buck Converter EMI Root Cause Analysis", University of Missouri – Rolla

Recommended PCB Design Overview (接下页)

7.2.2 Thermal Performance

The power block has the ability to utilize the GND planes as the primary thermal path. As such, the use of thermal vias is an effective way to pull away heat from the device and into the system board. Concerns of solder voids and manufacturability problems can be addressed by the use of three basic tactics to minimize the amount of solder attach that will wick down the via barrel:

- Intentionally space out the vias from each other to avoid a cluster of holes in a given area.
- Use the smallest drill size allowed in your design. The examples in 图 33 and 图 34 use vias with a 10-mil drill hole and a 16-mil capture pad.
- Tent the opposite side of the via with solder-mask.

In the end, the number and drill size of the thermal vias should align with the end user's PCB design rules and manufacturing capabilities.




图 33. Recommended PCB Layout (Top Down View)




图 34. Recommended PCB Layout (Bottom View)

8 器件和文档支持

8.1 接收文档更新通知

要接收文档更新通知，请导航至 TI.com 上的器件产品文件夹。请单击右上角的提醒我 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

8.2 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商“按照原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的《使用条款》。

TI E2E™ 在线社区 [TI 的工程师对工程师 \(E2E\) 社区](#)。此社区的创建目的在于促进工程师之间的协作。在 e2e.ti.com 中，您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

设计支持 [TI 参考设计支持](#) 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。

8.3 商标

NexFET, E2E are trademarks of Texas Instruments.
All other trademarks are the property of their respective owners.

8.4 静电放电警告



这些装置包含有限的内置 ESD 保护。存储或装卸时，应将导线一起截短或将装置放置于导电泡棉中，以防止 MOS 门极遭受静电损伤。

8.5 Glossary


[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

9 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更，恕不另行通知，且不会对此文档进行修订。如需获取此数据表的浏览器版本，请查阅左侧的导航栏。

9.1 Q3D 封装尺寸




4218873/A 10/2016

1. 所有线性尺寸的单位均为毫米。括号中的任何尺寸仅供参考。尺寸和公差值符合 ASME Y14.5M 标准。
2. 本图如有变更，恕不另行通知。
3. 封装散热焊盘必须焊接在印刷电路板上，以实现最佳的散热和机械性能。

9.2 引脚配置


位置	名称
引脚 1	V_{IN}
引脚 2	V_{IN}
引脚 3	T_G
引脚 4	T_{GR}
引脚 5	B_G
引脚 6	V_{SW}
引脚 7	V_{SW}
引脚 8	V_{SW}
引脚 9	P_{GND}

9.3 焊盘图案建议



1. 所有线性尺寸的单位均为毫米。括号中的任何尺寸仅供参考。尺寸和公差值符合 ASME Y14.5M 标准。
2. 此封装设计用于焊接到电路板的散热焊盘上。有关更多信息，请参阅《QFN/SON PCB 连接》(SLUA271)。
3. 根据应用决定是否选用过孔，详情请参见器件产品说明书。如果实现了部分或全部过孔，则会显示建议的过孔位置。

9.4 模版建议



1. 所有线性尺寸的单位均为毫米。括号中的任何尺寸仅供参考。尺寸和公差值符合 **ASME Y14.5M** 标准。
2. 具有漏斗形壁和圆角的激光切割孔可提供更佳的锡膏脱离。**IPC-7525** 可能提供替代设计建议。

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
CSD86336Q3D	Active	Production	VSON-CLIP (DPB) 8	2500 LARGE T&R	ROHS Exempt	SN	Level-1-260C-UNLIM	-55 to 150	86336D
CSD86336Q3D.B	Active	Production	VSON-CLIP (DPB) 8	2500 LARGE T&R	ROHS Exempt	SN	Level-1-260C-UNLIM	-55 to 150	86336D
CSD86336Q3DT	Active	Production	VSON-CLIP (DPB) 8	250 SMALL T&R	ROHS Exempt	SN	Level-1-260C-UNLIM	-55 to 150	86336D
CSD86336Q3DT.B	Active	Production	VSON-CLIP (DPB) 8	250 SMALL T&R	ROHS Exempt	SN	Level-1-260C-UNLIM	-55 to 150	86336D

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CSD86336Q3D	VSON-CLIP	DPB	8	2500	330.0	12.4	3.6	3.6	1.2	8.0	12.0	Q1
CSD86336Q3DT	VSON-CLIP	DPB	8	250	330.0	12.4	3.6	3.6	1.2	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CSD86336Q3D	VSON-CLIP	DPB	8	2500	336.6	336.6	41.3
CSD86336Q3DT	VSON-CLIP	DPB	8	250	336.6	336.6	41.3



DPB0008A




- 
- TEXAS
INSTRUMENTS
www.ti.com

EXAMPLE BOARD LAYOUT



DPB0008A

VSON - 1.05 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE
SCALE:20X



SOLDER MASK DETAILS

4218873/B 11/2024

NOTES: (continued)


5. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/sluea271).
6. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.

EXAMPLE STENCIL DESIGN

DPB0008A

VSON - 1.05 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 9
76% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
SCALE:20X

4218873/B 11/2024

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，您将全额赔偿，TI 对此概不负责。

TI 提供的产品受 [TI 销售条款](#)、[TI 通用质量指南](#) 或 [ti.com](#) 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品，否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2025，德州仪器 (TI) 公司

最后更新日期：2025 年 10 月