

CSD85301Q2 20V 双路 N 沟道 NexFET™ 功率 MOSFET

1 特性


- 低导通电阻
- 两个独立的 MOSFET
- 节省空间的 SON 2mm × 2mm 塑料封装
- 针对 5V 栅极驱动器进行了优化
- 具有雪崩能力
- 无铅且无卤素
- 符合 RoHS

2 应用


- 用于组网、电信和计算系统应用的负载点同步降压转换器
- 针对笔记本电脑 PC 和平板电脑的适配器或 USB 输入保护
- 电池保护

3 说明


CSD85301Q2 是一款 20V、23mΩ N 沟道器件，具有两个独立的 MOSFET，并且采用 SON 2mm x 2mm 塑料封装。这两个 FET 采用半桥配置，适用于同步降压等电源应用。此外，该器件还可用于适配器、USB 输入保护和电池充电应用。两个 FET 的漏源导通电阻均不高，可最大程度降低损耗并减少元件数，非常适合空间受限型应用。



顶视图和电路图



$R_{DS(on)}$ 与 V_{GS} 之间的关系



栅极电荷

产品概要

$T_A = 25^\circ\text{C}$		典型值	单位
V_{DS}	漏源电压	20	V
Q_g	栅极电荷总量 (4.5V)	4.2	nC
Q_{gd}	栅漏栅极电荷	1.0	nC
$R_{DS(on)}$	漏源导通电阻	$V_{GS} = 1.8\text{V}$	65 mΩ
		$V_{GS} = 2.5\text{V}$	33 mΩ
		$V_{GS} = 3.8\text{V}$	25 mΩ
		$V_{GS} = 4.5\text{V}$	23 mΩ
$V_{GS(th)}$	阈值电压	0.9	V

订购信息

器件 ⁽¹⁾	介质	数量	封装	运输
CSD85301Q2	7 英寸卷带	3000	SON 2mm x 2mm 塑料封装	卷带包装
CSD85301Q2T	7 英寸卷带	250		

(1) 如需了解所有可用封装，请参阅数据表末尾的可订购产品附录。

绝对最大额定值

$T_A = 25^\circ\text{C}$		值	单位
V_{DS}	漏源电压	20	V
V_{GS}	栅源电压	±10	V
I_D	持续漏极电流 (受封装限制)	5.0	A
I_{DM}	脉冲漏极电流 ⁽¹⁾	26	A
P_D	功率耗散 ⁽²⁾	2.3	W
T_J 、 T_{stg}	工作结温和贮存温度范围	-55 至 150	°C
E_{AS}	雪崩能量，单脉冲 $I_D = 8.7\text{A}$, $L = 0.1\text{mH}$, $R_G = 25\Omega$	3.8	mJ

- (1) 最大 $R_{\theta JA} = 185^\circ\text{C/W}$ ，脉冲持续时间 $\leq 100 \mu\text{s}$ ，占空比 $\leq 1\%$ 。
- (2) $R_{\theta JA} = 55^\circ\text{C/W}$ ，这是将 1 平方英寸、2oz 的铜焊盘安装在 0.06 英寸厚的 FR4 PCB 上时测得的典型值。



Table of Contents

1 特性.....	1	5.3 Trademarks.....	7
2 应用.....	1	5.4 静电放电警告.....	7
3 说明.....	1	5.5 术语表.....	7
4 Specifications.....	3	6 Revision History.....	8
4.1 Electrical Characteristics.....	3	7 Mechanical, Packaging, and Orderable Information....	9
4.2 Thermal Information.....	3	7.1 Package Dimensions.....	9
4.3 Typical MOSFET Characteristics.....	4	7.2 PCB Land Pattern.....	10
5 Device and Documentation Support.....	7	7.3 Recommended Stencil Opening.....	10
5.1 接收文档更新通知.....	7	7.4 Q2 Tape and Reel Information.....	11
5.2 支持资源.....	7		

4 Specifications

4.1 Electrical Characteristics

(T_A = 25°C unless otherwise stated)


PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
STATIC CHARACTERISTICS						
BV _{DSS}	Drain-to-Source Voltage	V _{GS} = 0V, I _D = 250 μ A	20			V
I _{DSS}	Drain-to-Source Leakage Current	V _{GS} = 0V, V _{DS} = 16V			1	μ A
I _{GSS}	Gate-to-Source Leakage Current	V _{DS} = 0V, V _{GS} = 10V			10	μ A
V _{GS(th)}	Gate-to-Source Threshold Voltage	V _{DS} = V _{GS} , I _D = 250 μ A	0.6	0.9	1.2	V
R _{DS(on)}	Drain-to-Source On-Resistance	V _{GS} = 1.8V, I _D = 0.5A		65	99	mΩ
		V _{GS} = 2.5V, I _D = 5A		33	39	mΩ
		V _{GS} = 3.8V, I _D = 5A		25	29	mΩ
		V _{GS} = 4.5V, I _D = 5A		23	27	mΩ
g _{fs}	Transconductance	V _{DS} = 2V, I _D = 5A		20		S
DYNAMIC CHARACTERISTICS						
C _{iss}	Input Capacitance	V _{GS} = 0V, V _{DS} = 10V, f = 1MHz		361	469	pF
C _{oss}	Output Capacitance			68	89	pF
C _{rss}	Reverse Transfer Capacitance			48	62	pF
R _G	Series Gate Resistance			7.3		Ω
Q _g	Gate Charge Total (4.5V)	V _{DS} = 10V, I _D = 5A		4.2	5.4	nC
Q _{gd}	Gate Charge Gate-to-Drain			1.0		nC
Q _{gs}	Gate Charge Gate-to-Source			1.1		nC
Q _{g(th)}	Gate Charge at V _{th}			0.5		nC
Q _{oss}	Output Charge	V _{DS} = 10V, V _{GS} = 0V		1.3		nC
t _{d(on)}	Turn On Delay Time	V _{DS} = 10V, V _{GS} = 5V, I _{DS} = 5A, R _G = 0Ω		6		ns
t _r	Rise Time			26		ns
t _{d(off)}	Turn Off Delay Time			14		ns
t _f	Fall Time			15		ns
DIODE CHARACTERISTICS						
V _{SD}	Diode Forward Voltage	I _{SD} = 5A, V _{GS} = 0V		0.8	1.0	V
Q _{rr}	Reverse Recovery Charge	V _{DS} = 10V, I _F = 5A, di/dt = 300A/ μ s		7.2		nC
t _{rr}	Reverse Recovery Time			14		ns

4.2 Thermal Information

(T_A = 25°C unless otherwise stated)


THERMAL METRIC		MIN	TYP	MAX	UNIT
R _{θJA}	Junction-to-Ambient Thermal Resistance ⁽¹⁾			70	°C/W
	Junction-to-Ambient Thermal Resistance ⁽²⁾			185	

- (1) Device mounted on FR4 material with 1 inch² (6.45cm²), 2oz. (0.071mm thick) Cu.
 (2) Device mounted on FR4 material with minimum Cu mounting area.



M0164-01

Max $R_{\theta JA} = 70$ when
mounted on 1 inch²
(6.45cm²) of 2oz.
(0.071mm thick) Cu.



M0164-02

Max $R_{\theta JA} = 185$ when
mounted on minimum pad
area of 2oz.
(0.071mm thick) Cu.

4.3 Typical MOSFET Characteristics

($T_A = 25^\circ\text{C}$ unless otherwise stated)




图 4-1. Transient Thermal Impedance

4.3 Typical MOSFET Characteristics (continued)

($T_A = 25^\circ\text{C}$ unless otherwise stated)




图 4-2. Saturation Characteristics




图 4-3. Transfer Characteristics




图 4-4. Gate Charge




图 4-5. Capacitance




图 4-6. Threshold Voltage vs Temperature




图 4-7. On-State Resistance vs Gate-to-Source Voltage

4.3 Typical MOSFET Characteristics (continued)

($T_A = 25^\circ\text{C}$ unless otherwise stated)




图 4-8. Normalized On-State Resistance vs Temperature




图 4-9. Typical Diode Forward Voltage




图 4-10. Maximum Safe Operating Area




图 4-11. Single Pulse Unclamped Inductive Switching




图 4-12. Maximum Drain Current vs Temperature

5 Device and Documentation Support

5.1 接收文档更新通知

要接收文档更新通知，请导航至 [ti.com](https://www.ti.com) 上的器件产品文件夹。点击 [通知](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

5.2 支持资源

[TI E2E™ 中文支持论坛](#) 是工程师的重要参考资料，可直接从专家处获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题，获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的 [使用条款](#)。

5.3 Trademarks

NexFET™ and TI E2E™ are trademarks of Texas Instruments.

所有商标均为其各自所有者的财产。

5.4 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

5.5 术语表


[TI 术语表](#) 本术语表列出并解释了术语、首字母缩略词和定义。

6 Revision History

注：以前版本的页码可能与当前版本的页码不同


Changes from Revision * (December 2014) to Revision A (May 2024)	Page
• 更新了整个文档中的表格、图和交叉参考的编号格式.....	1

7.1 Package Dimensions




9

7.2 PCB Land Pattern




For recommended circuit layout for PCB designs, see application note [SLPA005](#) – *Reducing Ringing Through PCB Layout Techniques*.

7.3 Recommended Stencil Opening



All dimensions are in mm, unless otherwise stated.

7.4 Q2 Tape and Reel Information



M0168-01

1. Measured from centerline of sprocket hole to centerline of pocket
2. Cumulative tolerance of 10 sprocket holes is ± 0.20
3. Other material available
4. Typical SR of form tape Max 10^9 OHM/SQ
5. All dimensions are in mm, unless otherwise specified.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
CSD85301Q2	Active	Production	WSO (DLV) 6	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 150	8531
CSD85301Q2.B	Active	Production	WSO (DLV) 6	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 150	8531
CSD85301Q2G4.B	Active	Production	WSO (DLV) 6	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 150	8531
CSD85301Q2T	Active	Production	WSO (DLV) 6	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 150	8531
CSD85301Q2T.B	Active	Production	WSO (DLV) 6	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 150	8531

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CSD85301Q2	WSO	DLV	6	3000	180.0	9.5	2.3	2.3	1.0	4.0	8.0	Q1
CSD85301Q2T	WSO	DLV	6	250	180.0	9.5	2.3	2.3	1.0	4.0	8.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CSD85301Q2	WS0N	DLV	6	3000	189.0	185.0	36.0
CSD85301Q2T	WS0N	DLV	6	250	189.0	185.0	36.0

重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
版权所有 © 2025，德州仪器 (TI) 公司