CSD75207W15 Dual P-Channel NexFET™ Power MOSFET

1 Features

- Dual P-Channel MOSFETs
- Common Source Configuration
- Small Footprint 1.5-mm × 1.5-mm
- Gate-Source Voltage Clamp
- Gate ESD Protection >4 kV
  - HBM JEDEC standard JESD22-A114
- Pb and Halogen Free
- RoHS Compliant

2 Applications

- Battery Management
- Battery Protection
- Load and Input Switching

3 Description

The CSD75207W15 device is designed to deliver the lowest on-resistance and gate charge in the smallest outline possible with excellent thermal characteristics in an ultra-low profile. Low on-resistance coupled with the small footprint and low profile make the device ideal for battery-operated space-constrained applications. The device has also been awarded with U.S. patents 7952145, 7420247, 7235845, and 6600182.



Top View



P0109-01

Product Summary

T_A = 25°C		TYPICAL VALUE		UNIT
V_{D1D2}	Drain-to-Drain Voltage	–20		V
Q_g	Gate Charge Total (–4.5 V)	2.9		nC
Q_{gd}	Gate Charge Gate to Drain	0.4		nC
$R_{D1D2(on)}$	Drain-to-Drain On Resistance	V_{GS} = –1.8 V	119	mΩ
		V_{GS} = –2.5 V	64	mΩ
		V_{GS} = –4.5 V	45	mΩ
$V_{GS(th)}$	Threshold Voltage	–0.8		V

Ordering Information(1)

Device	Package	Media	Qty	Ship
CSD75207W15	1.5-mm × 1.5-mm Wafer Level Package	7-Inch Reel	3000	Tape and Reel

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Absolute Maximum Ratings

T_A = 25°C		VALUE	UNIT
V_{D1D2}	Drain-to-Drain Voltage	–20	V
V_{GS}	Gate-to-Source Voltage	–6.0	V
I_{D1D2}	Continuous Drain to Drain Current(1) (2)	–3.9	A
	Pulsed Drain to Drain Current, T_C = 25°C(3)	–24	A
I_S	Continuous Source Pin Current	–1.2	A
	Pulsed Source Pin Current(3)	–15	A
I_G	Continuous Gate Clamp Current	–0.5	A
	Pulsed Gate Clamp Current(3)	–7	A
P_D	Power Dissipation(1)	0.7	W
T_J, T_{stg}	Operating Junction and Storage Temperature Range	–55 to 150	°C

(1) Per device, both sides in conduction

(2) Device operating at a temperature of 105ºC

(3) Pulse duration 10 µs, duty cycle ≤2%

$R_{D1D2(on)}$ vs V_{GS}



Table of Contents

4 Revision History

Changes from Original (June 2013) to Revision A **Page**

- Increased continuous drain to drain current to 3.9 A ... 1
- Updated the continuous drain to drain current conditions to specify a temperature of 105ºC ... 1

5 Specifications

5.1 Electrical Characteristics

(T_A = 25°C unless otherwise stated). Specifications and graphs are Per MOSFET unless otherwise stated. Drain to Drain measurements are done with both MOSFETs in series (common source configuration.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
STATIC CHARACTERISTICS						
BV_{D1D2}	Drain-to-Drain Voltage	V_{GS} = 0 V, I_{D1D2} = –250 µA	–20			V
BV_{GSS}	Gate-to-Source Voltage	V_{D1D2} = 0 V, I_G = -250 µA	–6			V
I_{DDS}	Drain-to-Drain Leakage Current	V_{GS} = 0 V, V_{D1D2} = –16 V			–1	µA
I_{GSS}	Gate-to-Source Leakage Current	V_{D1D2} = 0 V, V_{GS} = –6 V			–100	nA
$V_{GS(th)}$	Gate-to-Source Threshold Voltage	V_{D1D2} = V_{GS}, I_{DS} = –250 µA	–0.6	–0.8	–1.1	V
$R_{D1D2(on)}$	Drain-to-Drain On-Resistance	V_{GS} = –1.8 V, I_{D1D2} = –1 A		119	162	mΩ
		V_{GS} = –2.5 V, I_{D1D2} = –1 A		64	77	mΩ
		V_{GS} = –4.5 V, I_{D1D2} = –1 A		45	54	mΩ
g_{fs}	Transconductance	V_{D1D2} = –10 V, I_{D1D2} = –1 A		6.2		S
DYNAMIC CHARACTERISTICS						
C_{ISS}	Input Capacitance	V_{GS} = 0 V, V_{D1D2} = –10 V, f = 1 MHz		458	595	pF
C_{OSS}	Output Capacitance			225	293	pF
C_{RSS}	Reverse Transfer Capacitance			10.4	13.5	pF
R_g	Series Gate Resistance			27		Ω
Q_g	Gate Charge Total (–4.5 V)	V_{D1D2} = –10 V, I_{D1D2} = –1 A		2.9	3.7	nC
Q_{gd}	Gate Charge – Gate to Drain			0.4		nC
Q_{gs}	Gate Charge – Gate to Source			0.7		nC
$Q_{g(th)}$	Gate Charge at V_{th}			0.4		nC
Q_{OSS}	Output Charge	V_{D1D2} = –9.5 V, V_{GS} = 0 V		3.1		nC
$t_{d(on)}$	Turn On Delay Time	V_{D1D2} = –10 V, V_{GS} = –4.5 V, I_{D1D2} = –1 A, R_G = 30 Ω		12.8		ns
t_r	Rise Time			8.6		ns
$t_{d(off)}$	Turn Off Delay Time			32.1		ns
t_f	Fall Time			16.0		ns
DIODE CHARACTERISTICS						
V_{SD}	Diode Forward Voltage	I_{D1D2} = –1 A, V_{GS} = 0 V		–0.8	–1	V
Q_{rr}	Reverse Recovery Charge	V_{dd} = –10 V, I_F = –1 A, di/dt = 200 A/µs		10.5		nC
t_{rr}	Reverse Recovery Time	V_{dd} = –10 V, I_F = –1 A, di/dt = 200 A/µs		23		ns

5.2 Thermal Information

(T_A = 25°C unless otherwise stated)

THERMAL METRIC		TYPICAL VALUE	UNIT
$R_{\theta JA}$	Junction-to-Ambient Thermal Resistance (1) (2)	70	°C/W
	Junction-to-Ambient Thermal Resistance (3) (2)	165	

(1) Device mounted on FR4 material with Minimum Cu mounting area.
(2) Measured with both devices biased in a parallel condition.
(3) Device mounted on FR4 material with 1-inch^2 of Cu (2 oz).



Typ $R_{\theta JA}$ = 70°C/W when mounted on 1-inch^2 of 2 oz. Cu.



Typ $R_{\theta JA}$ = 165°C/W when mounted on minimum pad area of 2-oz. Cu.

5.3 Typical MOSFET Characteristics

(T_A = 25°C unless otherwise stated)



Figure 1. Transient Thermal Impedance

Typical MOSFET Characteristics (continued)

(T_A = 25°C unless otherwise stated)



Figure 2. Saturation Characteristics



Figure 3. Transfer Characteristics



Figure 4. Gate Charge



Figure 5. Capacitance



Figure 6. Threshold Voltage vs Temperature



Figure 7. On-State Resistance vs Gate-to-Source Voltage

Typical MOSFET Characteristics (continued)

(T_A = 25°C unless otherwise stated)



Figure 8. Normalized On-State Resistance vs Temperature



Figure 9. Typical Diode Forward Voltage



Figure 10. Maximum Safe Operating Area



Figure 11. Single Pulse Unclamped Inductive Switching



Figure 12. Maximum Drain Current vs Temperature

6 Device and Documentation Support

6.1 Trademarks

NexFET is a trademark of Texas Instruments.

6.2 Electrostatic Discharge Caution

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

6.3 Glossary

SLYZ022 — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

7 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

7.1 CSD75207W15 Package Dimensions



NOTE: All dimensions are in mm (unless otherwise specified)

Pinout

POSITION	DESIGNATION
A1	Gate1
A2, A3, B3	Drain1
C1	Gate2
C2, C3, B2	Drain2
B1	Source Sense

7.2 Recommended PCB Land Pattern



NOTE: All dimensions are in mm (unless otherwise specified).

7.3 Tape and Reel Information



NOTE: All dimensions are in mm (unless otherwise specified).

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package | Pins	Package qty | Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
CSD75207W15	Active	Production	DSBGA (YZF) | 9	3000 | LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-55 to 150	75207
CSD75207W15.B	Active	Production	DSBGA (YZF) | 9	3000 | LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-55 to 150	75207

(1) **Status:** For more details on status, see our product life cycle.

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265