P 通道 NexFET™ 功率 MOSFET

查询样品: **CSD25213W10**

特性

- 超低栅极电荷 **(Qg)** 和栅漏电荷 **(Qgd)**
- 小尺寸封装 **1mm x 1mm**
- 低高度（高度为 **0.62mm**）
- 无铅
- 栅 **-** 源电压钳位
- 栅极静电放电 **(ESD)** 保护
- 符合 **RoHS** 环保标准
- 无卤素

应用范围

- 电池管理
- 负载开关
- 电池保护

说明

此器件设计用于在超低高度并具有出色散热特性的尽可能小外形尺寸封装内产生最低的导通电阻和栅极电荷。

顶视图



产品概述

V_{DS}	漏源电压	-20		V
Q_g	栅极电荷总量 (4.5V)	2.2		nC
Q_{gd}	栅漏栅极电荷	0.14		nC
$R_{DS（导通）}$	漏源导通电阻	V_{GS}= -2.5V	54	mΩ
		V_{GS}= -4.5V	39	mΩ
$V_{GS(th)}$	阀值电压	-0.85		V

订购信息

器件	封装	介质	数量	出货
CSD25213W10	1 x 1 晶圆级封装	7 英寸卷带	3000	卷带封装

绝对最大额定值

T_A=25°C 时测得，除非另外注明		值	单位
V_{DS}	漏源电压	-20	V
V_{GS}	栅源电压	-6.0	V
I_D	持续漏极电流，T_A= 25°C 时测得(1)	-1.6	A
I_{DM}	脉冲漏极电流，T_A=25°C 时测得(2)	-16	A
I_G	持续栅极钳位电流(3)	-5	mA
P_D	功率耗散(1)	1	W
T_J，T_{STG}	运行结温和储存温度范围	-55 至 150	°C

(1) 在 1 $in^2$2 盎司纯铜 (Cu) (2 oz.) 且厚度为 0.060" 的环氧板 (FR4) 印刷电路板 (PCB) 上，$R_{\theta JA}$=75°C/W。

(2) 脉宽 ≤ 300μs，占空比 ≤ 2%

(3) 受栅极电阻限制。





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 2013, Texas Instruments Incorporated

English Data Sheet: SLPS443

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ELECTRICAL CHARACTERISTICS

(T_A = 25°C unless otherwise stated)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Static Characteristics						
BV_{DSS}	Drain to Source Voltage	V_{GS} = 0V, I_D = –250μA	–20			V
BV_{GSS}	Gate to Source Voltage;	V_{DS} = 0V, I_G = –250μA	–6.0			V
I_{DSS}	Drain to Source Leakage Current	V_{GS} = 0V, V_{DS} = –10V			–1	μA
I_{GSS}	Gate to Source Leakage Current	V_{DS} = 0V, V_{GS} = –6V			–100	nA
$V_{GS(th)}$	Gate to Source Threshold Voltage	V_{DS} = V_{GS}, I_D = –250μA	–0.60	–0.85	–1.10	V
$R_{DS(on)}$	Drain to Source On Resistance	V_{GS} = –2.5V, I_D = –1A		54	67	mΩ
		V_{GS} = –4.5V, I_D = –1A		39	47	mΩ
g_{fs}	Transconductance	V_{DS} = –10V, I_D = –1A		6.2		S
Dynamic Characteristics						
C_{ISS}	Input Capacitance	V_{GS} = 0V, V_{DS} = –10V, f = 10kHz		368	478	pF
C_{OSS}	Output Capacitance			148	192	pF
C_{RSS}	Reverse Transfer Capacitance			7.8	10.1	pF
R_G	Series Gate Resistance			20		Ω
R_C	Series Clamp Resistance			5000		Ω
Q_g	Gate Charge Total (–4.5V)	V_{DS} = –10V, I_D = –1A		2.2	2.9	nC
Q_{gd}	Gate Charge Gate to Drain			0.14		nC
Q_{gs}	Gate Charge Gate to Source			0.74		nC
$Q_{g(th)}$	Gate Charge at Vth			0.43		nC
Q_{OSS}	Output Charge	V_{DS} = –10V, V_{GS} = 0V		2.5		nC
$t_{d(on)}$	Turn On Delay Time	V_{DS} = –10V, V_{GS} = –2.5V, I_D = –1A R_G = 10Ω		510		ns
t_r	Rise Time			520		ns
$t_{d(off)}$	Turn Off Delay Time			1000		ns
t_f	Fall Time			970		ns
Diode Characteristics						
V_{SD}	Diode Forward Voltage	I_S = –1A, V_{GS} = 0V		–0.77	–1	V
Q_{rr}	Reverse Recovery Charge	V_{DS}= –10V, I_F = –1A, di/dt = 200A/μs		4.0		nC
t_{rr}	Reverse Recovery Time	V_{DS}= –10V, I_F = –1A, di/dt = 200A/μs		11		ns

THERMAL CHARACTERISTICS

(T_A = 25°C unless otherwise stated)

PARAMETER		MIN	TYP	MAX	UNIT
$R_{θJA}$	Junction to Ambient Thermal Resistance[1]		75		°C/W
	Junction to Ambient Thermal Resistance[2]		265		°C/W

(1) Device mounted on FR4 material with 1-inch^2 (6.45-cm^2), 2-oz. (0.071-mm thick) Cu.
(2) Device mounted on FR4 material with minimum Cu mounting area.

Copyright © 2013, Texas Instruments Incorporated



Max $R_{\theta JA}$ = 90°C/W when mounted on 1inch^2 of 2 oz. Cu.



Max $R_{\theta JA}$ = 333°C/W when mounted on minimum pad area of 2 oz. Cu.

TYPICAL MOSFET CHARACTERISTICS

(T_A = 25°C unless otherwise stated)



Figure 1. Transient Thermal Impedance

Copyright © 2013, Texas Instruments Incorporated

TYPICAL MOSFET CHARACTERISTICS (continued)

(T_A = 25°C unless otherwise stated)



Figure 2. Saturation Characteristics



Figure 3. Transfer Characteristics



Figure 4. Gate Charge



Figure 5. Capacitance



Figure 6. Threshold Voltage vs. Temperature



Figure 7. On-State Resistance vs. Gate-to-Source Voltage

Copyright © 2013, Texas Instruments Incorporated

TYPICAL MOSFET CHARACTERISTICS (continued)

(T_A = 25°C unless otherwise stated)



Figure 8. Normalized On-State Resistance vs. Temperature



Figure 9. Typical Diode Forward Voltage



Figure 10. Maximum Safe Operating Area



Figure 11. Single Pulse Unclamped Inductive Switching



Figure 12. Maximum Drain Current vs. Temperature

Copyright © 2013, Texas Instruments Incorporated

MECHANICAL DATA

CSD25213W10 Package Dimensions



NOTE: All dimensions are in mm (unless otherwise specified)

Pin Configuration Table

POSITION	DESIGNATION
A1	Gate
B1	Drain
A2, B2	Source

Land Pattern Recommendation



NOTE: All dimensions are in mm (unless otherwise specified)

Copyright © 2013, Texas Instruments Incorporated

Tape and Reel Information



(1) All dimensions are in mm (unless otherwise specified)

(2) Pin 1 will be oriented in the top left quadrant of the tape enclosure (closest to the carrier tape sprocket holes).

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package | Pins	Package qty | Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
CSD25213W10	Active	Production	DSBGA (YZB) | 4	3000 | LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-55 to 150	213
CSD25213W10.B	Active	Production	DSBGA (YZB) | 4	3000 | LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-55 to 150	213

(1) **Status:** For more details on status, see our product life cycle.

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

YZB (S–XBGA–N4) DIE–SIZE BALL GRID ARRAY



NOTES:
A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. NanoFree™ package configuration.
D. Devices in YZB package can have dimension D ranging from 0.94 to 1.65 mm and dimension E ranging from 0.94 to 1.65 mm. To determine the exact package size of a particular device, refer to the device datasheet or contact a local TI representative.
E. Reference Product Data Sheet for array population. 2 x 2 matrix pattern is shown for illustration only.
F. This package contains lead–free balls. Refer to YEB (Drawing #4204178) for tin–lead (SnPb) balls.

重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做出任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。 严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
版权所有 © 2025，德州仪器 (TI) 公司