

CSD22205L -8V P 沟道 NexFET™ 功率 MOSFET

1 特性


- 低电阻
- 1.2mm × 1.2mm 小尺寸封装
- 0.36mm 厚，超薄型
- 无铅
- 栅源电压钳位
- 栅极 ESD 保护
- 符合 RoHS
- 无卤素

2 应用


- 电池管理
- 负载开关
- 电池保护

3 说明

这款 -8V、8.2mΩ、1.2mm × 1.2mm 基板栅格阵列 (LGA) NexFET™ 器件设计用于在超薄且具有出色散热特性的超小外形尺寸封装内提供更低的导通电阻和栅极电荷。基板栅格阵列 (LGA) 封装是一种带有金属接触板 (而非焊球) 的器件芯片级封装。



$R_{DS(on)}$ 与 V_{GS} 之间的关系



$R_{DS(on)}$ 与 V_{GS} 之间的关系

产品概要

$T_A = 25^\circ\text{C}$		值	单位
V_{DS}	漏源电压	-8	V
Q_g	栅极电荷总量 (~4.5V)	6.5	nC
Q_{gd}	栅极电荷 (栅极到漏极)	1.0	nC
$R_{DS(on)}$	漏源导通电阻	$V_{GS} = -1.5\text{V}$	30
		$V_{GS} = -1.8\text{V}$	20
		$V_{GS} = -2.5\text{V}$	11.5
		$V_{GS} = -4.5\text{V}$	8.2
$V_{GS(th)}$	阈值电压	-0.7	V

器件信息(1)

器件	数量	介质	封装	配送
CSD22205L	3000	7 英寸卷带	1.20mm × 1.20mm 基板栅格阵列 封装	卷带包装
CSD22205LT	250			

(1) 如需了解所有可用封装，请参阅数据表末尾的可订购产品附录。

绝对最大额定值

$T_A = 25^\circ\text{C}$		值	单位
V_{DS}	漏源电压	-8	V
V_{GS}	栅源电压	-6	V
I_D	持续漏极电流(1)	-7.4	A
I_{DM}	脉冲漏极电流(2)	-71	A
P_D	功率耗散(1)	0.6	W
T_J 、 T_{stg}	工作结温， 贮存温度	-55 至 150	$^\circ\text{C}$

(1) $R_{\theta JA} = 225^\circ\text{C/W}$ (覆铜面积最小时的值)。

(2) 脉宽 $\leq 100 \mu\text{s}$ ，占空比 $\leq 1\%$ 。




图 3-1. 顶视图和电路配置



Table of Contents

1 特性	1	6 Device and Documentation Support	7
2 应用	1	6.1 Receiving Notification of Documentation Updates.....	7
3 说明	1	6.2 Trademarks.....	7
4 Revision History	2	7 Mechanical, Packaging, and Orderable Information	8
5 Specifications	3	7.1 CSD22205L Package Dimensions.....	8
5.1 Electrical Characteristics.....	3	7.2 Land Pattern Recommendation.....	9
5.2 Thermal Information.....	4	7.3 Stencil Recommendation.....	9
5.3 Typical MOSFET Characteristics.....	4		

4 Revision History

Changes from Revision A (August 2017) to Revision B (February 2022) Page

- 将超薄型封装要点中的厚度从 0.35mm 更改为 0.36mm..... **1**
- Changed CSD22205L Package Dimensions image height from 0.35 mm to 0.36 mm..... **8**

Changes from Revision * (May 2017) to Revision A (August 2017) Page

- Changed the units for timing parameters from μ s : to ns (nanoseconds) in the [节 5.1](#) table..... **3**

5 Specifications

5.1 Electrical Characteristics

$T_A = 25^\circ\text{C}$ (unless otherwise stated)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
STATIC CHARACTERISTICS						
BV _{DSS}	Drain-to-source voltage	V _{GS} = 0 V, I _D = - 250 μ A	- 8			V
I _{DSS}	Drain-to-source leakage current	V _{GS} = 0 V, V _{DS} = - 6.4 V	- 100			nA
I _{GSS}	Gate-to-source leakage current	V _{DS} = 0 V, V _{GS} = - 6 V	- 100			nA
V _{GS(th)}	Gate-to-source threshold voltage	V _{DS} = V _{GS} , I _D = - 250 μ A	- 0.4	- 0.7	- 1.05	V
R _{DS(on)}	Drain-to-source on-resistance	V _{GS} = - 1.5 V, I _D = - 0.2 A	30		mΩ	
		V _{GS} = - 1.8 V, I _D = - 1 A	20	40		
		V _{GS} = - 2.5 V, I _D = - 1 A	11.5	15.0		
		V _{GS} = - 4.5 V, I _D = - 1 A	8.2	9.9		
g _{fs}	Transconductance	V _{DS} = - 0.8 V, I _D = - 1 A	10.4		S	
DYNAMIC CHARACTERISTICS						
C _{ISS}	Input capacitance	V _{GS} = 0 V, V _{DS} = - 4 V, f = 1 MHz	1070		1390	pF
C _{OSS}	Output capacitance		560		730	pF
C _{RSS}	Reverse transfer capacitance		190		250	pF
R _G	Series gate resistance		30		Ω	
Q _g	Gate charge total (- 4.5 V)	V _{DS} = - 4 V, I _D = - 1 A	6.5		8.5	nC
Q _{gd}	Gate charge gate-to-drain		1.0		nC	
Q _{gs}	Gate charge gate-to-source		1.2		nC	
Q _{g(th)}	Gate charge at V _{th}		0.7		nC	
Q _{OSS}	Output charge	V _{DS} = - 4 V, V _{GS} = 0 V	4.1		nC	
t _{d(on)}	Turnon delay time	V _{DS} = - 4 V, V _{GS} = - 4.5 V, I _D = - 1 A , R _G = 0 Ω	30		ns	
t _r	Rise time		14		ns	
t _{d(off)}	Turnoff delay time		70		ns	
t _f	Fall time		32		ns	
DIODE CHARACTERISTICS						
V _{SD}	Diode forward voltage	I _S = - 1 A, V _{GS} = 0 V	- 0.68		- 1.0	V
Q _{rr}	Reverse recovery charge	V _{DS} = - 4 V, I _F = - 1 A,	16		nC	
t _{rr}	Reverse recovery time	di/dt = 200 A/ μ s	38		ns	


5.2 Thermal Information

$T_A = 25^\circ\text{C}$ (unless otherwise stated)


THERMAL METRIC		MIN	TYP	MAX	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance ⁽²⁾		75		$^\circ\text{C/W}$
	Junction-to-ambient thermal resistance ⁽¹⁾		225		

(1) Device mounted on FR4 material with minimum Cu mounting area.

(2) Device mounted on FR4 material with 1-in² (6.45-cm²), 2-oz (0.071-mm) thick Cu.



Typ $R_{\theta JA} = 75^\circ\text{C/W}$ when mounted on 1 in² of 2-oz Cu.



Typ $R_{\theta JA} = 225^\circ\text{C/W}$ when mounted on minimum pad area of 2-oz Cu.

5.3 Typical MOSFET Characteristics

$T_A = 25^\circ\text{C}$ (unless otherwise stated)




图 5-1. Saturation Characteristics




图 5-2. Transfer Characteristics




图 5-3. Maximum Drain Current vs Temperature




图 5-4. Gate Charge




图 5-5. Capacitance




图 5-6. Threshold Voltage vs Temperature




图 5-7. On-State Resistance vs Gate-to-Source Voltage




图 5-8. Normalized On-State Resistance vs Temperature




图 5-9. Typical Diode Forward Voltage




图 5-10. Maximum Safe Operating Area




图 5-11. Transient Thermal Impedance

6 Device and Documentation Support

6.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

6.2 Trademarks


NexFET™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

7 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

7.1 CSD22205L Package Dimensions




1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This package is a lead-free bump design. Bump finish may vary. To determine the exact finish, refer to the device data sheet or contact a local TI representative.


表 7-1. Pin Configuration Table

POSITION	DESIGNATION
1	Gate
2	Drain
3	Source
4	Drain

7.2 Land Pattern Recommendation



7.3 Stencil Recommendation



- A. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
CSD22205L	Active	Production	PICOSTAR (YMG) 4	3000 LARGE T&R	Yes	NIAU	Level-1-260C-UNLIM	-55 to 150	205
CSD22205L.B	Active	Production	PICOSTAR (YMG) 4	3000 LARGE T&R	Yes	NIAU	Level-1-260C-UNLIM	-55 to 150	205
CSD22205LT	Active	Production	PICOSTAR (YMG) 4	250 SMALL T&R	Yes	NIAU	Level-1-260C-UNLIM	-55 to 150	205
CSD22205LT.B	Active	Production	PICOSTAR (YMG) 4	250 SMALL T&R	Yes	NIAU	Level-1-260C-UNLIM	-55 to 150	205

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CSD22205L	PICOSTAR	YMG	4	3000	180.0	8.4	1.26	1.26	0.42	4.0	8.0	Q1
CSD22205LT	PICOSTAR	YMG	4	250	180.0	8.4	1.26	1.26	0.42	4.0	8.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CSD22205L	PICOSTAR	YMG	4	3000	182.0	182.0	20.0
CSD22205LT	PICOSTAR	YMG	4	250	182.0	182.0	20.0

重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
版权所有 © 2025，德州仪器 (TI) 公司