

CSD18531Q5A 60V N 通道 NexFET™ 功率 MOSFET

1 特性

- 超低 Q_g 和 Q_{gd}
- 低热阻
- 雪崩额定值
- 逻辑电平
- 无铅引脚镀层
- 符合 RoHS 标准
- 无卤素
- SON 5mm × 6mm 塑料封装


2 应用

- 直流 - 直流转换
- 次级侧同步整流
- 电池电机控制

3 说明

此 60V、3.5mΩ、5mm × 6mm NexFET™ 功率 MOSFET 旨在最大限度地减小电源转换应用中的损耗。

顶视图



P0093-01

产品概要

$T_A = 25^\circ\text{C}$		典型值	单位
V_{DS}	漏源电压	60	V

产品概要 (接下页)

$T_A = 25^\circ\text{C}$		典型值		单位
Q_g	栅极电荷总量 (10V)	36		nC
Q_{gd}	栅极电荷 (栅极到漏极)	5.9		nC
$R_{DS(on)}$	漏源导通电阻	$V_{GS} = 4.5\text{V}$	4.4	mΩ
		$V_{GS} = 10\text{V}$	3.5	
$V_{GS(th)}$	阈值电压	1.8		V

器件信息(1)

器件	数量	包装介质	封装	运输
CSD18531Q5A	2500	13 英寸卷带	SON 5.00mm × 6.00mm 塑料封装	卷带封装
CSD18531Q5AT	250	7 英寸卷带		

(1) 如需了解所有可用封装, 请参阅产品说明书末尾的可订购产品附录。

绝对最大额定值


$T_A = 25^\circ\text{C}$		值	单位
V_{DS}	漏源电压	60	V
V_{GS}	栅源电压	±20	V
I_D	持续漏极电流 (受封装限制)	100	A
	持续漏极电流 (受芯片限制), $T_C = 25^\circ\text{C}$ 时测得	134	
	持续漏极电流 ⁽¹⁾	19	
I_{DM}	脉冲漏极电流 ⁽²⁾	400	A
P_D	功率耗散 ⁽¹⁾	3.8	W
	功率耗散, $T_C = 25^\circ\text{C}$ 时测得	156	
T_J	运行结温范围	-55 至 175	°C
T_{stg}	存储温度	-55 至 175	°C
E_{AS}	雪崩能量, 单一脉冲 $I_D = 67\text{A}$, $L = 0.1\text{mH}$, $R_G = 25\Omega$	224	mJ

(1) $R_{\theta JA} = 40^\circ\text{C/W}$, 这是在一块厚度为 0.06 英寸环氧树脂 (FR4) 印刷电路板 (PCB) 上的 1 英寸², 2 盎司铜焊盘上测得的典型值。


(2) 最大 $R_{\theta JC} = 1^\circ\text{C/W}$, 脉冲持续时间 $\leq 100\mu\text{s}$, 占空比 $\leq 1\%$ 。



$R_{DS(on)}$ 与 V_{GS} 对比



栅极电荷



目录

1	特性	1	6.1	Receiving Notification of Documentation Updates	9
2	应用	1	6.2	社区资源	9
3	说明	1	6.3	商标	9
4	修订历史记录	3	6.4	静电放电警告	9
5	Specifications	5	6.5	Glossary	9
	5.1 Electrical Characteristics.....	5	7	机械、封装和可订购信息	10
	5.2 Thermal Information	5	7.1	Q5A 封装尺寸	10
	5.3 Typical MOSFET Characteristics.....	6	7.2	建议印刷电路板 (PCB) 布局	11
6	器件和文档支持	9	7.3	建议模板开口	11
			7.4	Q5A 卷带信息	12

4 修订历史记录

注：之前版本的页码可能与当前版本有所不同。

Changes from Revision F (October 2016) to Revision G	Page
• 已更改 温度范围：从 150°C 至 175°C	1
• 已更改 使用 175°C 数据更改了 I_{DM} ，将 370A 更改为 400A.....	1
• 已更改 使用 175°C 数据更改了 P_D ，将 3.1W 更改为 3.8W	1
• Changed Figure 6 to extend to 175°C.....	6
• Changed Figure 8 to extend to 175°C.....	7
• Changed Figure 10 using 175°C data.....	7
• Changed Figure 12 to extend to 175°C.....	7

Changes from Revision E (August 2015) to Revision F	Page
• 已更改 125°C $R_{DS(on)}$ 与 V_{GS} 对比 曲线，以反映典型部件特性.....	2
• Changed the 125°C curve in Figure 7 to reflect typical part characterization.....	6
• 已添加 Receiving Notification of Documentation Updates 部分添加到器件和文档支持部分	9

Changes from Revision D (May 2015) to Revision E	Page
• 将说明部分的器件尺寸 单位 从 m 更正为 mm。	1
• 将封装类型更正为 SON。	1

Changes from Revision C (March 2015) to Revision D	Page
• 添加了 社区资源 。	9

Changes from Revision B (October 2012) to Revision C	Page
• 在标题中添加了部件编号。	1
• 已更改 Q_g 值至 36nC（10V 条件下测量）。	1
• 在订购信息中添加了 7 英寸卷带。	1
• 将最大脉冲电流增加至 370A。	1
• 针对外壳温度保持在 25°C 时的最大功率耗散添加了一行内容。	1
• 更新了脉冲电流条件。	1
• Updated Figure 1 to show $Z_{\theta JC}$ curves.	6
• Updated Figure 10	7

CSD18531Q5A

ZHCS970G – JUNE 2012 – REVISED AUGUST 2017

www.ti.com.cn

• Updated Figure 12	7
--	-------------------

Changes from Revision A (June 2012) to Revision B	Page
--	-------------

• Changed the Transconductance TYP value From: 177 S To: 128 S.	5
• Changed the Turn On and Turn Off Delay Time, Rise and Fall Time Test. Conditions From: $I_{DS} = 22\text{ A}$, $R_G = 2\ \Omega$ To: $I_{DS} = 22\text{ A}$, $R_G = 0\ \Omega$	5
• Changed the Q_{rr} Reverse Recovery Charge TYP value From: 68 nC To: 100 nC.	5

Changes from Original (June 2012) to Revision A	Page
--	-------------

• 已添加 $T_A = 25^\circ\text{C}$ 至产品概要表	1
• 已添加 $T_A = 25^\circ\text{C}$ 至产品概要表	1

5 Specifications

5.1 Electrical Characteristics

 $T_A = 25^\circ\text{C}$ (unless otherwise stated)


PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
STATIC CHARACTERISTICS							
BV _{DSS}	Drain-to-source voltage	V _{GS} = 0 V, I _D = 250 μA	60			V	
I _{DSS}	Drain-to-source leakage current	V _{GS} = 0 V, V _{DS} = 48 V	1			μA	
I _{GSS}	Gate-to-source leakage current	V _{DS} = 0 V, V _{GS} = 20 V	100			nA	
V _{GS(th)}	Gate-to-source threshold voltage	V _{DS} = V _{GS} , I _D = 250 μA	1.5	1.8	2.3	V	
R _{DS(on)}	Drain-to-source on-resistance	V _{GS} = 4.5 V, I _D = 22 A	4.4			mΩ	
		V _{GS} = 10 V, I _D = 22 A	3.5				
g _{fs}	Transconductance	V _{DS} = 30 V, I _D = 22 A	128			S	
DYNAMIC CHARACTERISTICS							
C _{iss}	Input capacitance	V _{GS} = 0 V, V _{DS} = 30 V, f = 1 MHz	3200			3840	pF
C _{oss}	Output capacitance		380			456	pF
C _{rss}	Reverse transfer capacitance		11			14	pF
R _G	Series gate resistance		1.2			2.4	Ω
Q _g	Gate charge total (4.5 V)	V _{DS} = 30 V, I _D = 22 A	18			22	nC
Q _g	Gate charge total (10 V)		36			43	nC
Q _{gd}	Gate charge gate-to-drain		5.9				nC
Q _{gs}	Gate charge gate-to-source		6.9				nC
Q _{g(th)}	Gate charge at V _{th}		5.2				nC
Q _{oss}	Output charge	V _{DS} = 30 V, V _{GS} = 0 V	32				nC
t _{d(on)}	Turnon delay time	V _{DS} = 30 V, V _{GS} = 10 V, I _{DS} = 22 A, R _G = 0 Ω	4.4				ns
t _r	Rise time		7.8				ns
t _{d(off)}	Turnoff delay time		20				ns
t _f	Fall time		2.7				ns
DIODE CHARACTERISTICS							
V _{SD}	Diode forward voltage	I _{SD} = 22 A, V _{GS} = 0 V	0.8			1	V
Q _{rr}	Reverse recovery charge	V _{DS} = 30 V, I _F = 22 A, di/dt = 300 A/μs	100				nC
t _{rr}	Reverse recovery time		40				ns

5.2 Thermal Information

 $T_A = 25^\circ\text{C}$ (unless otherwise stated)


THERMAL METRIC		MIN	TYP	MAX	UNIT
$R_{\theta JC}$	Junction-to-case thermal resistance ⁽¹⁾			1.0	$^\circ\text{C}/\text{W}$
$R_{\theta JA}$	Junction-to-ambient thermal resistance ⁽¹⁾⁽²⁾			50	$^\circ\text{C}/\text{W}$

- (1) $R_{\theta JC}$ is determined with the device mounted on a 1-in² (6.45-cm²), 2-oz (0.071-mm) thick Cu pad on a 1.5-in × 1.5-in (3.81-cm × 3.81-cm), 0.06-in (1.52-mm) thick FR4 PCB. $R_{\theta JC}$ is specified by design, whereas $R_{\theta JA}$ is determined by the user's board design.
- (2) Device mounted on FR4 material with 1-in² (6.45-cm²), 2-oz (0.071-mm) thick Cu.



M0137-01

Max $R_{\theta JA} = 50^{\circ}\text{C/W}$
when mounted on 1 in²
(6.45 cm²) of
2-oz (0.071-mm) thick
Cu.




M0137-02

Max $R_{\theta JA} = 125^{\circ}\text{C/W}$
when mounted on a
minimum pad area of
2-oz (0.071-mm) thick
Cu.

5.3 Typical MOSFET Characteristics

$T_A = 25^{\circ}\text{C}$ (unless otherwise stated)



Typical MOSFET Characteristics (continued)

$T_A = 25^\circ\text{C}$ (unless otherwise stated)




Figure 2. Saturation Characteristics




Figure 3. Transfer Characteristics




Figure 4. Gate Charge




Figure 5. Capacitance




Figure 6. Threshold Voltage vs Temperature




Figure 7. On-State Resistance vs Gate-to-Source Voltage

Typical MOSFET Characteristics (continued)

$T_A = 25^\circ\text{C}$ (unless otherwise stated)




Figure 8. Normalized On-State Resistance vs Temperature




Figure 9. Typical Diode Forward Voltage




Figure 10. Maximum Safe Operating Area




Figure 11. Single Pulse Unclamped Inductive Switching




Figure 12. Maximum Drain Current vs Temperature

6 器件和文档支持

6.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

6.2 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商“按照原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的《使用条款》。

TI E2E™ 在线社区 TI 的工程师对工程师 (E2E) 社区。此社区的创建目的在于促进工程师之间的协作。在 e2e.ti.com 中，您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

设计支持 TI 参考设计支持 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。

6.3 商标

NexFET, E2E are trademarks of Texas Instruments.
All other trademarks are the property of their respective owners.

6.4 静电放电警告



这些装置包含有限的内置 ESD 保护。存储或装卸时，应将导线一起截短或将装置放置于导电泡棉中，以防止 MOS 门极遭受静电损伤。

6.5 Glossary


SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

7 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更，恕不另行通知和修订此文档。如欲获取此数据表的浏览器版本，请参阅左侧的导航。


7.1 Q5A 封装尺寸



M0135-01

DIM	毫米		
	最小值	标称值	最大值
A	0.90	1.00	1.10
b	0.33	0.41	0.51
c	0.20	0.25	0.34
D1	4.80	4.90	5.00
D2	3.61	3.81	4.02
E	5.90	6.00	6.10
E1	5.70	5.75	5.80
E2	3.38	3.58	3.78
e	1.17	1.27	1.37
H	0.41	0.56	0.71
K	1.10	—	—
L	0.51	0.61	0.71
L1	0.06	0.13	0.20
θ	0°	—	12°

7.2 建议印刷电路板 (PCB) 布局




建议印刷电路板 (PCB) 布局 (接下页)

DIM	毫米		英寸	
	最小值	最大值	最小值	最大值
F1	6.205	6.305	0.244	0.248
F2	4.46	4.56	0.176	0.18
F3	4.46	4.56	0.176	0.18
F4	0.65	0.7	0.026	0.028
F5	0.62	0.67	0.024	0.026
F6	0.63	0.68	0.025	0.027
F7	0.7	0.8	0.028	0.031
F8	0.65	0.7	0.026	0.028
F9	0.62	0.67	0.024	0.026
F10	4.9	5	0.193	0.197
F11	4.46	4.56	0.176	0.18

如需了解针对 PCB 设计的建议电路布局，请参阅 [《通过 PCB 布局技巧来减少振铃》](#) (SLPA005)。

7.3 建议模板开口



PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
CSD18531Q5A	Active	Production	VSONP (DQJ) 8	2500 LARGE T&R	ROHS Exempt	SN	Level-1-260C-UNLIM	-55 to 150	CSD18531
CSD18531Q5A.B	Active	Production	VSONP (DQJ) 8	2500 LARGE T&R	ROHS Exempt	SN	Level-1-260C-UNLIM	-55 to 150	CSD18531
CSD18531Q5AT	Active	Production	VSONP (DQJ) 8	250 SMALL T&R	ROHS Exempt	SN	Level-1-260C-UNLIM	-55 to 150	CSD18531
CSD18531Q5AT.B	Active	Production	VSONP (DQJ) 8	250 SMALL T&R	ROHS Exempt	SN	Level-1-260C-UNLIM	-55 to 150	CSD18531

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "-" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
版权所有 © 2025，德州仪器 (TI) 公司