

CSD18511KTT 40V N-Channel NexFET[™] Power MOSFET

1 Features


- Low Q_g and Q_{gd}
- Low R_{DS(ON)}
- Low-thermal resistance
- Avalanche rated
- · Lead-free terminal plating
- RoHS compliant
- Halogen free
- D²PAK plastic package


2 Applications

- · Secondary side synchronous rectifier
- Motor control

3 Description

This 40V, 2.1m Ω , D²PAK (TO-263) NexFETTM power MOSFET is designed to minimize losses in power conversion applications.





Product Summary

T _A = 25°	c	TYPICAL VA	LUE	UNIT
V _{DS}	Drain-to-Source Voltage	40		V
Qg	Gate Charge Total (10V)	63.9	nC	
Q _{gd}	Gate Charge Gate-to-Drain	9.7		nC
Б	Drain to Source On Desistance	V _{GS} = 4.5V	3.2	mΩ
R _{DS(on)} Drain-to-Source On-Resistance		V _{GS} = 10V 2.1		11177
V _{GS(th)}	Threshold Voltage	1.8		V

Device Information

DEVICE	QTY	MEDIA	PACKAGE ⁽¹⁾	SHIP
CSD18511KTT	500		D ² PAK	Таре
CSD18511KTTT	50	13-Inch Reel	Plastic Package	and Reel

Absolute Maximum Ratings

T _A = 2	25°C	VALUE	UNIT
V _{DS}	Drain-to-Source Voltage	40	V
V _{GS}	Gate-to-Source Voltage	±20	V
	Continuous Drain Current (Package Limited)	110	
ID	Continuous Drain Current (Silicon Limited), T _C = 25°C	194	А
	Continuous Drain Current (Silicon Limited), T _C = 100°C	137	
I _{DM}	Pulsed Drain Current ⁽¹⁾	400	А
PD	Power Dissipation	188	W
T _J , T _{stg}	Operating Junction, Storage Temperature	-55 to 175	°C
E _{AS}	Avalanche Energy, Single Pulse I _D = 56A, L = 0.1mH, R _G = 25Ω	156	mJ

(1) For all available packages, see the orderable addendum at the end of the data sheet.






Table of Contents

1 Features1	5.1 Receiving Notification of Documentation Updates7
2 Applications1	5.2 Support Resources7
3 Description1	
4 Specifications	
4.1 Thermal Information3	5.5 Glossary7
4.2 Electrical Characteristics3	6 Revision History7
4.3 Typical MOSFET Characteristics4	7 Mechanical, Packaging, and Orderable Information8
5 Device and Documentation Support7	



4 Specifications

4.1 Thermal Information

 $T_A = 25^{\circ}C$ (unless otherwise stated)

	THERMAL METRIC	MIN	TYP	MAX	UNIT
$R_{\theta JC}$	Junction-to-case thermal resistance			0.8	°C/W
$R_{\theta JA}$	Junction-to-ambient thermal resistance			62	°C/W

4.2 Electrical Characteristics


T_A = 25°C (unless otherwise stated)


	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
STATIC	CHARACTERISTICS				
BV _{DSS}	Drain-to-source voltage	V _{GS} = 0V, I _D = 250µA	40		V
I _{DSS}	Drain-to-source leakage current	V _{GS} = 0V, V _{DS} = 32V		1	μA
I _{GSS}	Gate-to-source leakage current	V _{DS} = 0V, V _{GS} = 20V		100	nA
V _{GS(th)}	Gate-to-source threshold voltage	$V_{DS} = V_{GS}$, $I_D = 250 \mu A$	1.5 1.8	2.4	V
П	Drein te course en registence	V _{GS} = 4.5V, I _D = 100A	3.2	4.2	mΩ
R _{DS(on)}	Drain-to-source on-resistance	V _{GS} = 10V, I _D = 100A	2.1	2.6	11122
g _{fs}	Transconductance	V _{DS} = 4V, I _D = 100A	249		S
DYNAM	IC CHARACTERISTICS			L	
C _{iss}	Input capacitance		4570	5940	pF
C _{oss}	Output capacitance	V _{GS} = 0V, V _{DS} = 20V, <i>f</i> = 1MHz	454	591	pF
C _{rss}	Reverse transfer capacitance		235	306	pF
R _G	Series gate resistance		0.9	1.8	Ω
Qg	Gate charge total (4.5V)		31		nC
Qg	Gate charge total (10V)	V _{DS} = 20V, I _D = 100A	64		nC
Q _{gd}	Gate charge gate-to-drain		9.7		nC
Q _{gs}	Gate charge gate-to-source		17.9		nC
Q _{g(th)}	Gate charge at V _{th}		7.4		nC
Q _{oss}	Output charge	V _{DS} = 20V, V _{GS} = 0V	20.7		nC
t _{d(on)}	Turnon delay time		8		ns
t _r	Rise time	V _{DS} = 20V, V _{GS} = 10V,	6		ns
t _{d(off)}	Turnoff delay time	$I_{DS} = 100A, R_G = 0\Omega$	17		ns
t _f	Fall time		3		ns
DIODE	CHARACTERISTICS		L		
V _{SD}	Diode forward voltage	I _{SD} = 100A, V _{GS} = 0V	0.9	1.0	V
Q _{rr}	Reverse recovery charge	V _{DS} = 20V, I _F = 100A,	62		nC
t _{rr}	Reverse recovery time	di/dt = 300A/µs	31		ns



4.3 Typical MOSFET Characteristics

T_A = 25°C (unless otherwise stated)









Figure 4-3. Transfer Characteristics



4.3 Typical MOSFET Characteristics (continued)

 $T_A = 25^{\circ}C$ (unless otherwise stated)








Figure 4-6. Threshold Voltage vs Temperature





Figure 4-8. Normalized On-State Resistance vs Temperature







Figure 4-7. On-State Resistance vs Gate-to-Source Voltage





4.3 Typical MOSFET Characteristics (continued)

T_A = 25°C (unless otherwise stated)




Figure 4-10. Maximum Safe Operating Area




Figure 4-12. Maximum Drain Current vs Temperature



5 Device and Documentation Support

5.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

5.2 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

5.3 Trademarks

NexFET[™] and TI E2E[™] are trademarks of Texas Instruments. All trademarks are the property of their respective owners.

5.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

5.5 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

6 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision * (July 2017) to Revision A (June 2025)

Page



7 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
CSD18511KTT	Active	Production	DDPAK/ TO-263 (KTT) 2	500 LARGE T&R	ROHS Exempt	SN	Level-2-260C-1 YEAR	-55 to 175	CSD18511KTT
CSD18511KTT.B	Active	Production	DDPAK/ TO-263 (KTT) 2	500 LARGE T&R	-	SN	Level-2-260C-1 YEAR	-55 to 175	CSD18511KTT
CSD18511KTTT	Active	Production	DDPAK/ TO-263 (KTT) 2	50 SMALL T&R	ROHS Exempt	SN	Level-2-260C-1 YEAR	-55 to 175	CSD18511KTT
CSD18511KTTT.B	Active	Production	DDPAK/ TO-263 (KTT) 2	50 SMALL T&R	-	SN	Level-2-260C-1 YEAR	-55 to 175	CSD18511KTT

⁽¹⁾ Status: For more details on status, see our product life cycle.

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

PACKAGE OPTION ADDENDUM

21-May-2025



www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CSD18511KTT	DDPAK/ TO-263	КТТ	2	500	330.0	24.4	10.8	16.3	5.11	16.0	24.0	Q2
CSD18511KTTT	DDPAK/ TO-263	КТТ	2	50	330.0	24.4	10.8	16.3	5.11	16.0	24.0	Q2



www.ti.com

PACKAGE MATERIALS INFORMATION

25-Sep-2024



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CSD18511KTT	DDPAK/TO-263	КТТ	2	500	340.0	340.0	38.0
CSD18511KTTT	DDPAK/TO-263	ктт	2	50	340.0	340.0	38.0


KTT0002A



PACKAGE OUTLINE

TO-263 - 4.7 mm max height

TO-263



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.2. This drawing is subject to change without notice.
- Features may not exist and shape may vary per different assembly sites.
 Reference JEDEC registration TO-263.




KTT0002A

EXAMPLE BOARD LAYOUT

TO-263 - 4.7 mm max height

TO-263



NOTES: (continued)

5. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002(www.ti.com/lit/slm002) and SLMA004 (www.ti.com/lit/slma004).

6. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.




KTT0002A

EXAMPLE STENCIL DESIGN

TO-263 - 4.7 mm max height

TO-263



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations. 8. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated