

CSD17308Q3 30V N 沟道 NexFET™ 功率 MOSFET

1 特性

- 针对 5V 栅极驱动器进行了优化
- 超低 Q_g 和 Q_{gd}
- 低热阻
- 雪崩级
- 无铅端子镀层
- 符合 RoHS
- 无卤素
- VSON 3.3mm × 3.3mm 塑料封装


2 应用

- 笔记本电脑负载点
- 网络、电信和计算系统的负载点同步降压

3 说明

此 30V、8.2mΩ、3.3mm × 3.3mm VSON NexFET™ 功率 MOSFET 旨在用于最大程度降低功率转换应用中的损耗并针对 5V 栅极驱动器应用进行了优化。

俯视图




P0095-01

产品概要

$T_A = 25^\circ\text{C}$		值	单位
V_{DS}	漏源电压	30	V

$R_{DS(on)}$ 与 V_{GS} 对比



D007

产品概要 (接下页)

$T_A = 25^\circ\text{C}$		值	单位
Q_g	栅极电荷总量 (4.5V)	3.9	nC
Q_{gd}	栅极电荷 (栅极到漏极)	0.8	nC
$R_{DS(on)}$	漏源导通电阻	$V_{GS} = 3V$	12.5
		$V_{GS} = 4.5V$	9.4
		$V_{GS} = 8V$	8.2
$V_{GS(th)}$	阈值电压	1.3	V

器件信息⁽¹⁾

器件	数量	包装介质	封装	配送
CSD17308Q3	2500	13 英寸卷带	SON 3.30mm × 3.30mm 塑料封装	卷带封装

(1) 如需了解所有可用封装，请参阅数据表末尾的可订购产品附录。


绝对最大额定值

$T_A = 25^\circ\text{C}$ 时测得，除非另外注明		值	单位
V_{DS}	漏源电压	30	V
V_{GS}	栅源电压	+10 / -8	V
I_D	持续漏极电流 (受封装限制)	50	A
	持续漏极电流, $T_C = 25^\circ\text{C}$	44	
	持续漏极电流 ⁽¹⁾	14	
I_{DM}	脉冲漏极电流, $T_A = 25^\circ\text{C}$ ⁽²⁾	167	A
P_D	功耗 ⁽¹⁾	2.7	W
	功率耗散, $T_C = 25^\circ\text{C}$	28	
T_J, T_{stg}	工作结温和贮存温度	-55 至 150	$^\circ\text{C}$
E_{AS}	雪崩能量, 单脉冲 $I_D = 36A, L = 0.1mH, R_G = 25\Omega$	65	mJ

(1) 典型 $R_{\theta JA} = 46^\circ\text{C/W}$ (当在 0.06 英寸 (1.52mm) 厚的 FR4 PCB 上将其安装在 1 平方英寸 (6.45cm²) 2oz (0.071mm) 厚的铜焊盘上时)。

(2) 最大 $R_{\theta JC} = 4.5^\circ\text{C/W}$, 脉冲持续时间 $\leq 100\mu\text{s}$, 占空比 $\leq 1\%$ 。

栅极电荷



D004



目录

1	特性	1	6.1	支持资源	8
2	应用	1	6.2	商标	8
3	说明	1	6.3	静电放电警告	8
4	修订历史记录	2	6.4	Glossary	8
5	Specifications	3	7	机械、封装和可订购信息	9
5.1	Electrical Characteristics	3	7.1	Q3 封装尺寸	9
5.2	Thermal Information	3	7.2	建议 PCB 布局	10
5.3	Typical MOSFET Characteristics	5	7.3	建议模版开孔	10
6	器件和文档支持	8	7.4	Q3 卷带信息	11

4 修订历史记录

注：之前版本的页码可能与当前版本有所不同。

Changes from Revision B (October 2015) to Revision C Page

•	Changed $V_{GS(th)}$ MAX specification in the <i>Electrical Characteristics</i> table, From 1.8 V : To 1.6 V	3
---	--	---

Changes from Revision A (February 2010) to Revision B Page

•	已添加 向标题中添加了部件编号	1
•	已添加 受封装限制的持续漏极电流	1
•	已添加 在绝对最大额定值 表格中添加了“功率耗散, $T_C = 25^\circ\text{C}$ ”行	1
•	更新了脉冲电流条件	1
•	Updated Figure 1 to show $R_{\theta JC}$ curves	5
•	Added 4.5 V curve in Figure 8	6
•	Updated Figure 10	7
•	已添加 添加了 器件和文档支持 部分	8
•	更新了机械、封装和可订购信息部分	9

Changes from Original (February 2010) to Revision A Page

•	已删除 删除了“封装标记信息”部分	11
---	-------------------------	----

5 Specifications

5.1 Electrical Characteristics

 $T_A = 25^\circ\text{C}$ unless otherwise stated

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
STATIC CHARACTERISTICS						
BV _{DSS}	Drain-to-source voltage	V _{GS} = 0 V, I _D = 250 μA	30			V
I _{DSS}	Drain-to-source leakage current	V _{GS} = 0 V, V _{DS} = 24 V			1	μA
I _{GSS}	Gate-to-source leakage current	V _{DS} = 0 V, V _{GS} = +10 / –8 V			100	nA
V _{GS(th)}	Gate-to-source threshold voltage	V _{DS} = V _{GS} , I _D = 250 μA	0.9	1.3	1.6	V
R _{DS(on)}	Drain-to-source on-resistance	V _{GS} = 3 V, I _D = 10 A		12.5	16.5	mΩ
		V _{GS} = 4.5 V, I _D = 10 A		9.4	11.8	
		V _{GS} = 8 V, I _D = 10 A		8.2	10.3	
g _{fs}	Transconductance	V _{DS} = 15 V, I _D = 10 A		37		S
DYNAMIC CHARACTERISTICS						
C _{ISS}	Input capacitance	V _{GS} = 0 V, V _{DS} = 15 V, f = 1 MHz		540	700	pF
C _{OSS}	Output capacitance			280	365	pF
C _{RSS}	Reverse transfer capacitance			27	35	pF
R _g	Series gate resistance	V _{DS} = 15 V, I _D = 10 A		0.9	1.8	Ω
Q _g	Gate charge total (4.5 V)			3.9	5.1	nC
Q _{gd}	Gate charge gate-to-drain			0.8		nC
Q _{gs}	Gate charge gate-to-source			1.3		nC
Q _{g(th)}	Gate charge at V _{th}			0.7		nC
Q _{OSS}	Output charge	V _{DS} = 13 V, V _{GS} = 0 V		7.4		nC
t _{d(on)}	Turnon delay time	V _{DS} = 15 V, V _{GS} = 4.5 V, I _D = 10 A, R _G = 2 Ω		4.5		ns
t _r	Rise time			5.7		ns
t _{d(off)}	Turnoff delay time			9.9		ns
t _f	Fall time			2.3		ns
DIODE CHARACTERISTICS						
V _{SD}	Diode forward voltage	I _{DS} = 10 A, V _{GS} = 0 V		0.85	1	V
Q _{rr}	Reverse recovery charge	V _{DD} = 13 V, I _F = 10 A, di/dt = 300 A/μs		9.3		nC
t _{rr}	Reverse recovery time			14.3		ns

5.2 Thermal Information

 $T_A = 25^\circ\text{C}$ unless otherwise stated


THERMAL METRIC		MIN	TYP	MAX	UNIT
$R_{\theta JC}$	Junction-to-case thermal resistance ⁽¹⁾			4.5	$^\circ\text{C}/\text{W}$
$R_{\theta JA}$	Junction-to-ambient thermal resistance ⁽¹⁾⁽²⁾			58	$^\circ\text{C}/\text{W}$

- (1) $R_{\theta JC}$ is determined with the device mounted on a 1-in² (6.45-cm²), 2-oz (0.071-mm) thick Cu pad on a 1.5-in $\times$ 1.5-in (3.81-cm $\times$ 3.81-cm), 0.06-in (1.52-mm) thick FR4 PCB. $R_{\theta JC}$ is specified by design, whereas $R_{\theta JA}$ is determined by the user's board design.
- (2) Device mounted on FR4 material with 1-in² (6.45-cm²), 2-oz (0.071-mm) thick Cu.


CSD17308Q3

ZHCSKK4C – FEBRUARY 2010 – REVISED DECEMBER 2019

www.ti.com.cn






Max $R_{\theta JA} = 58^{\circ}\text{C/W}$
when mounted on 1 in²
(6.45 cm²) of
2-oz (0.071-mm) thick
Cu.



Max $R_{\theta JA} = 165^{\circ}\text{C/W}$
when mounted on a
minimum pad area of
2-oz (0.071-mm) thick
Cu.

5.3 Typical MOSFET Characteristics

$T_A = 25^\circ\text{C}$ unless otherwise stated



Typical MOSFET Characteristics (continued)

$T_A = 25^\circ\text{C}$ unless otherwise stated




Figure 4. Gate Charge




Figure 5. Capacitance




Figure 6. Threshold Voltage vs Temperature




Figure 7. On-State Resistance vs Gate-to-Source Voltage




Figure 8. Normalized On-State Resistance vs Temperature




Figure 9. Typical Diode Forward Voltage

Typical MOSFET Characteristics (continued)

$T_A = 25^\circ\text{C}$ unless otherwise stated




Figure 10. Maximum Safe Operating Area




Figure 11. Single Pulse Unclamped Inductive Switching




Figure 12. Maximum Drain Current vs Temperature

6 器件和文档支持

6.1 支持资源

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

6.2 商标

NexFET, E2E are trademarks of Texas Instruments.

All other trademarks are the property of their respective owners.

6.3 静电放电警告



这些装置包含有限的内置 ESD 保护。存储或装卸时，应将导线一起截短或将装置放置于导电泡棉中，以防止 MOS 门极遭受静电损伤。

6.4 Glossary


[SLYZ022](#) — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

7 机械、封装和可订购信息


以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更，恕不另行通知，且不会对此文档进行修订。如需获取此数据表的浏览器版本，请查阅左侧的导航栏。

7.1 Q3 封装尺寸




DIM	毫米			英寸		
	最小值	标称值	最大值	最小值	标称值	最大值
A	0.950	1.000	1.100	0.037	0.039	0.043
A1	0.000	0.000	0.050	0.000	0.000	0.002
b	0.280	0.340	0.400	0.011	0.013	0.016
b1	0.310 (标称值)			0.012 (标称值)		
c	0.150	0.200	0.250	0.006	0.008	0.010
D	3.200	3.300	3.400	0.126	0.130	0.134
D2	1.650	1.750	1.800	0.065	0.069	0.071
d	0.150	0.200	0.250	0.006	0.008	0.010
d1	0.300	0.350	0.400	0.012	0.014	0.016
E	3.200	3.300	3.400	0.126	0.130	0.134
E2	2.350	2.450	2.550	0.093	0.096	0.100
e	0.650 典型值			0.026 典型值		
H	0.35	0.450	0.550	0.014	0.018	0.022
K	0.650 典型值			0.026 典型值		
L	0.35	0.450	0.550	0.014	0.018	0.022
L1	0	—	0	0	—	0
θ	0	—	0	0	—	0

7.2 建议 PCB 布局




要获得与印刷电路板 (PCB) 设计相关的建议电路布局布线, 请参阅《应用说明》[SLPA005 - 通过 PCB 布局布线技巧来减少振铃](#)。

7.3 建议模版开孔



全部尺寸单位为 mm, 除非另外注明。

7.4 Q3 卷带信息



M0144-01

注:

1. 10 链轮孔距累积容差为 ± 0.2
2. 每 100mm 长度的翘曲不能超过 1mm，在 250mm 长度上不累积
3. 材料：黑色抗静电聚苯乙烯
4. 全部尺寸单位为 mm（除非另外注明）。
5. 厚度： 0.30 ± 0.05 mm
6. MSL1 260°C（红外 (IR) 和传导）无铅回流焊兼容

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
CSD17308Q3	Active	Production	VSON-CLIP (DQG) 8	2500 LARGE T&R	ROHS Exempt	SN	Level-1-260C-UNLIM	-55 to 150	CSD17308
CSD17308Q3.B	Active	Production	VSON-CLIP (DQG) 8	2500 LARGE T&R	ROHS Exempt	SN	Level-1-260C-UNLIM	-55 to 150	CSD17308
CSD17308Q3T	Active	Production	VSON-CLIP (DQG) 8	250 SMALL T&R	ROHS Exempt	SN	Level-1-260C-UNLIM	-55 to 150	CSD17308
CSD17308Q3T.B	Active	Production	VSON-CLIP (DQG) 8	250 SMALL T&R	ROHS Exempt	SN	Level-1-260C-UNLIM	-55 to 150	CSD17308

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "-" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
版权所有 © 2025，德州仪器 (TI) 公司