30V, N-Channel NexFET™ Power MOSFETs

Check for Samples: CSD17306Q5A

FEATURES

- **Optimized for 5V Gate Drive**
- **Ultralow Q_g and Q_{gd}**
- **Low Thermal Resistance**
- **Avalanche Rated**
- **Pb Free Terminal Plating**
- **RoHS Compliant**
- **Halogen Free**
- **SON 5-mm × 6-mm Plastic Package**

APPLICATIONS

- **Notebook Point of Load**
- **Point-of-Load Synchronous Buck in Networking, Telecom and Computing Systems**

DESCRIPTION

The NexFET™ power MOSFET has been designed to minimize losses in power conversion applications, and optimized for 5V gate drive applications.

Top View

P0093-01

PRODUCT SUMMARY

V_{DS}	Drain to Source Voltage	30		V
Q_g	Gate Charge Total (4.5V)	11.8		nC
Q_{gd}	Gate Charge Gate to Drain	2.4		nC
$R_{DS(on)}$	Drain to Source On Resistance	V_{GS} = 3V	4.2	mΩ
		V_{GS} = 4.5V	3.3	mΩ
		V_{GS} = 8V	2.9	mΩ
$V_{GS(th)}$	Threshold Voltage	1.1		V

ORDERING INFORMATION

Device	Package	Media	Qty	Ship
CSD17306Q5A	SON 5-mm × 6-mm Plastic Package	13-Inch Reel	2500	Tape and Reel

ABSOLUTE MAXIMUM RATINGS

T_A = 25°C unless otherwise stated		VALUE	UNIT
V_{DS}	Drain to Source Voltage	30	V
V_{GS}	Gate to Source Voltage	+10 / −8	V
I_D	Continuous Drain Current, T_C = 25°C	100	A
	Continuous Drain Current[1]	24	A
I_{DM}	Pulsed Drain Current, T_A = 25°C[2]	155	A
P_D	Power Dissipation[1]	3.2	W
T_J, T_{STG}	Operating Junction and Storage Temperature Range	−55 to 150	°C
E_{AS}	Avalanche Energy, Single Pulse I_D = 74A, L = 0.1mH, R_G = 25Ω	274	mJ

(1) Typical $R_{\theta JA}$ = 39°C/W on a 1-inch² (6.45-cm²), 2-oz. (0.071-mm thick) Cu pad on a 0.06-inch (1.52-mm) thick FR4 PCB.

(2) Pulse duration ≤300μs, duty cycle ≤2%

$R_{DS(on)}$ vs V_{GS}

G006

GATE CHARGE

G003

⚠️ Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

NexFET is a trademark of Texas Instruments.

CSD17306Q5A

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## ELECTRICAL CHARACTERISTICS

(T_A = 25°C unless otherwise stated)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Static Characteristics						
BV_{DSS}	Drain to Source Voltage	V_{GS} = 0V, I_D = 250µA	30			V
I_{DSS}	Drain to Source Leakage Current	V_{GS} = 0V, V_{DS} = 24V			1	µA
I_{GSS}	Gate to Source Leakage Current	V_{DS} = 0V, V_{GS} = +10 / −8V			100	nA
$V_{GS(th)}$	Gate to Source Threshold Voltage	V_{DS} = V_{GS}, I_D = 250µA	0.9	1.1	1.6	V
$R_{DS(on)}$	Drain to Source On Resistance	V_{GS} = 3V, I_D = 22A		4.2	5.4	mΩ
		V_{GS} = 4.5V, I_D = 22A		3.3	4.2	mΩ
		V_{GS} = 8V, I_D = 22A		2.9	3.7	mΩ
g_{fs}	Transconductance	V_{DS} = 15V, I_D = 22A		105		S
Dynamic Characteristics						
C_{iss}	Input Capacitance	V_{GS} = 0V, V_{DS} = 15V, f = 1MHz		1670	2170	pF
C_{oss}	Output Capacitance			890	1160	pF
C_{rss}	Reverse Transfer Capacitance			56	73	pF
R_G	Series Gate Resistance			1	2	Ω
Q_g	Gate Charge Total (4.5V)	V_{DS} = 15V, I_D = 22A		11.8	15.3	nC
Q_{gd}	Gate Charge Gate to Drain			2.4		nC
Q_{gs}	Gate Charge Gate to Source			3.5		nC
$Q_{g(th)}$	Gate Charge at Vth			1.8		nC
Q_{oss}	Output Charge	V_{DS} = 13.4V, V_{GS} = 0V		23		nC
$t_{d(on)}$	Turn On Delay Time	V_{DS} = 15V, V_{GS} = 4.5V, I_{DS} = 22A, R_G = 2Ω		7.8		ns
t_r	Rise Time			13.1		ns
$t_{d(off)}$	Turn Off Delay Time			18.4		ns
t_f	Fall Time			6.4		ns
Diode Characteristics						
V_{SD}	Diode Forward Voltage	I_{DS} = 22A, V_{GS} = 0V		0.85	1	V
Q_{rr}	Reverse Recovery Charge	V_{DD}= 14V, I_F = 25A, di/dt = 300A/µs		27		nC
t_{rr}	Reverse Recovery Time			25		ns

THERMAL CHARACTERISTICS

(T_A = 25°C unless otherwise stated)

PARAMETER		MIN	TYP	MAX	UNIT
$R_{\theta JC}$	Thermal Resistance Junction to Case[1]			0.9	°C/W
$R_{\theta JA}$	Thermal Resistance Junction to Ambient[1][2]			49	°C/W

(1) $R_{\theta JC}$ is determined with the device mounted on a 1-inch[2] (6.45-cm[2]), 2-oz. (0.071-mm thick) Cu pad on a 1.5-inch × 1.5-inch (3.81-cm × 3.81-cm), 0.06-inch (1.52-mm) thick FR4 PCB. $R_{\theta JC}$ is specified by design, whereas $R_{\theta JA}$ is determined by the user's board design.
(2) Device mounted on FR4 material with 1-inch[2] (6.45-cm[2]), 2-oz. (0.071-mm thick) Cu.

Product Folder Link(s): *CSD17306Q5A*

Max $R_{\theta JA}$ = 49°C/W when mounted on 1 inch^2 (6.45-cm^2) of 2-oz. (0.071-mm thick) Cu.

Max $R_{\theta JA}$ = 120°C/W when mounted on a minimum pad area of 2-oz. (0.071-mm thick) Cu.

TYPICAL MOSFET CHARACTERISTICS

(T_A = 25°C unless otherwise stated)

Duty Cycle = t_1/t_2

Typical $R_{\theta JA}$ = 96°C/W (min Cu)

$T_J = P \times Z_{\theta JA} \times R_{\theta JA}$

Figure 1. Transient Thermal Impedance

TYPICAL MOSFET CHARACTERISTICS (continued)

(T_A = 25°C unless otherwise stated)

Figure 2. Saturation Characteristics

Figure 3. Transfer Characteristics

Figure 4. Gate Charge

Figure 5. Capacitance

Figure 6. Threshold Voltage vs. Temperature

Figure 7. On-State Resistance vs. Gate-to-Source Voltage

Product Folder Link(s): *CSD17306Q5A*

TYPICAL MOSFET CHARACTERISTICS (continued)

(T_A = 25°C unless otherwise stated)

Figure 8. Normalized On-State Resistance vs. Temperature

Figure 9. Typical Diode Forward Voltage

**Figure 10. Maximum Safe Operating Area**

Figure 11. Single Pulse Unclamped Inductive Switching

**Figure 12. Maximum Drain Current vs. Temperature**

MECHANICAL DATA

Q5A Package Dimensions

Top View

Side View

Bottom View

Front View

M0135-01

DIM	MILLIMETERS		
	MIN	NOM	MAX
A	0.90	1.00	1.10
b	0.33	0.41	0.51
c	0.20	0.25	0.34
D1	4.80	4.90	5.00
D2	3.61	3.81	4.02
E	5.90	6.00	6.10
E1	5.70	5.75	5.80
E2	3.38	3.58	3.78
e	1.17	1.27	1.37
H	0.41	0.56	0.71
K	1.10		
L	0.51	0.61	0.71
L1	0.06	0.13	0.20
θ	0°		12°

Recommended PCB Pattern

M0139-01

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
F1	6.205	6.305	0.244	0.248
F2	4.46	4.56	0.176	0.18
F3	4.46	4.56	0.176	0.18
F4	0.65	0.7	0.026	0.028
F5	0.62	0.67	0.024	0.026
F6	0.63	0.68	0.025	0.027
F7	0.7	0.8	0.028	0.031
F8	0.65	0.7	0.026	0.028
F9	0.62	0.67	0.024	0.026
F10	4.9	5	0.193	0.197
F11	4.46	4.56	0.176	0.18

For recommended circuit layout for PCB designs, see application note SLPA005 – *Reducing Ringing Through PCB Layout Techniques*.

Q5A Tape and Reel Information

A0 = 6.50 ±0.10
B0 = 5.30 ±0.10
K0 = 1.40 ±0.10

M0138-01

Notes:

1. 10-sprocket hole-pitch cumulative tolerance ±0.2
2. Camber not to exceed 1mm in 100mm, noncumulative over 250mm
3. Material: black static-dissipative polystyrene
4. All dimensions are in mm (unless otherwise specified)
5. A0 and B0 measured on a plane 0.3mm above the bottom of the pocket

REVISION HISTORY

Changes from Original (February 2010) to Revision A   **Page**

Product Folder Link(s): *CSD17306Q5A*

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package | Pins	Package qty | Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
CSD17306Q5A	Active	Production	VSONP (DQJ) | 8	2500 | LARGE T&R	ROHS Exempt	SN	Level-1-260C-UNLIM	-55 to 150	CSD17306
CSD17306Q5A.B	Active	Production	VSONP (DQJ) | 8	2500 | LARGE T&R	ROHS Exempt	SN	Level-1-260C-UNLIM	-55 to 150	CSD17306

(1) **Status:** For more details on status, see our product life cycle.

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

IMPORTANT NOTICE AND DISCLAIMER