

具有可选输入时钟驱动器的低压 1:10 低电压正射极耦合逻辑 (LVPECL)

 查询样品: [CDCLVP111-EP](#)

特性


- 将一个差分时钟输入对 **LVPECL** 分配至 **10** 个差分 **LVPECL**
- 与低压发射器耦合逻辑 (**LVECL**) 和 **LVPECL** 完全兼容
- 支持 **2.375V** 至 **3.8V** 的宽电源电压范围
- 通过 **CLK_SEL** 可选择时钟输入
- 针对时分应用的低输出偏斜 (典型值 **15ps**)
 - 额外抖动少于 **1ps**
 - 传播延迟少于 **355ps**
 - 开输入缺省状态
 - 低压差分信令 (**LVDS**)、电流模式逻辑 (**CML**)、短截线串联端接逻辑 (**SSTL**) 输入兼容
- 针对单端计时的 **V_{BB}** 基准电压输出
- 采用 **32** 引脚薄型方形扁平 (**LQFP**) 封装
- 频率范围介于 **DC** 至 **3.5GHz** 之间
- 与 **MC100** 系列 **EP111, ES6111, LVEP111, PTN1111** 引脚到引脚兼容

应用范围

- 设计用于驱动 **50Ω** 传输线路
- 高性能时分

支持国防、航空航天、和医疗应用

- 受控基线
- 一个组装和测试场所
- 一个制造场所
- 支持军用 (-55°C 至 125°C) 温度范围 ⁽¹⁾
- 延长的产品生命周期
- 延长的产品变更通知
- 产品可追溯性



(1) 可定制工作温度范围

说明

CDCLVP111 时钟驱动器使用最小的时分偏斜将 **LVPECL** 输入的一个差分时钟对 (**CLK0, CLK1**) 分频为差分 **LVPECL** 时钟 (**Q0, Q9**) 输出的十个对。 **CDCLVP111** 可接受两个时钟源进入同一个输入复用器。**CDCLVP111** 专门设计用于驱动器 **50Ω** 传输线路。当一个输出引脚不被使用时，建议将其保持在开状态以减少功耗。如果只使用差分对中的输出引脚中的一个，那么其它输出引脚必须被同样地端接至 **50Ω**。

如果要求单端输入运行，**V_{BB}** 基准电压输出被使用。在这种情况下，**V_{BB}** 引脚应该被连接至 **CLK0** 并由一个 **10nF** 电容器旁通至接地 (**GND**)。

然而，要实现高达 **3.5GHz** 的高性能，强烈建议使用差分模式。

CDCLVP111 额定工作温度范围是 -55°C 至 125°C。



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Table 1. FUNCTION TABLE

CLK_SEL	ACTIVE CLOCK INPUT
0	CLK0, $\overline{\text{CLK0}}$
1	CLK1, $\overline{\text{CLK1}}$

Table 2. ORDERING INFORMATION⁽¹⁾


T_J	PACKAGE	ORDERABLE PART NUMBER	TOP-SIDE MARKING	VID NUMBER
-55°C to 125°C	LQFP - VF	CDCLVP111MVFREP	LVP111MEP	V62/12624-01XE

- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at www.ti.com.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

DEVICE INFORMATION



PIN FUNCTIONS⁽¹⁾

PIN	DESCRIPTION	
NAME	NO.	
CLK_SEL	2	Clock select. Used to select between CLK0 and CLK1 input pairs. LVTTL/LVCMSO functionality compatible.
CLK0, $\overline{\text{CLK0}}$	3, 4	Differential LVECL/LVPECL input pair
CLK1, $\overline{\text{CLK1}}$	6, 7	
Q [9:0]	11, 13, 15, 18, 20, 22, 24, 27, 29, 31	LVECL/LVPECL clock outputs, these outputs provide low-skew copies of CLKn.
$\overline{\text{Q}}[9:0]$	10, 12, 14, 17, 19, 21, 23, 26, 28, 30	LVECL/LVPECL complementary clock outputs, these outputs provide copies of $\overline{\text{CLKn}}$.
V _{BB}	5	Reference voltage output for single-ended input operation
V _{CC}	1, 9, 16, 25, 32	Supply voltage
V _{EE}	8	Device ground or negative supply voltage in ECL mode

(1) CLKn, CLK_SEL pull down resistor = 75 kΩ; $\overline{\text{CLKn}}$ pull up resistor = 37.5 kΩ; $\overline{\text{CLKn}}$ pull down resistor = 50 kΩ.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

		VALUE	UNIT
V _{CC}	Supply voltage (Relative to V _{EE})	–0.3 to 4.6	V
V _I	Input voltage	–0.3 to V _{CC} + 0.5	V
V _O	Output voltage	–0.3 to V _{CC} + 0.5	V
I _{IN}	Input current	±20	mA
V _{EE}	Negative supply voltage (Relative to V _{CC})	–4.6 to 0.3	V
I _{BB}	Sink/source current	–1 to 1	mA
I _O	DC output current	–50	mA
T _{stg}	Storage temperature range	–65 to 150	°C
T _J	Maximum operating junction temperature	150	°C

- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.


RECOMMENDED OPERATING CONDITIONS

		MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage (relative to V _{EE})	2.375	2.5/3.3	3.8	V
T _J	Operating junction temperature	–55		125	°C

PACKAGE THERMAL IMPEDANCE, VF (LQFP)

	TEST CONDITION	VALUE	UNIT
θ _{JA}	0 LFM	74	°C/W
	150 LFM	66	°C/W
	250 LFM	64	°C/W
	500 LFM	61	°C/W
θ _{JC}	Thermal resistance junction to case	39	°C/W

- (1) According to JESD 51-7 standard.



- (1) See data sheet for absolute maximum and minimum recommended operating conditions.
- (2) Silicon operating life design goal is 10 years at 105°C junction temperature (does not include package interconnect life).

Figure 1. CDCLVP111 in 32/VF Package Operating Life Derating Chart

LVECL DC ELECTRICAL CHARACTERISTICS

V_{supply}: V_{CC} = 0 V, V_{EE} = -2.375 V to -3.8 V over operating temperature range T_J = -55°C to 125°C (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _{EE} Supply internal current	Absolute value of current	-55°C, 25°C, 125°C	35	85	mA
I _{CC} Output and internal supply current	All outputs terminated 50 Ω to V _{CC} - 2 V	-55°C, 25°C		385	mA
		125°C		405	
I _{IN} Input current	Includes pullup/pulldown resistors, V _{IH} = V _{CC} , V _{IL} = V _{CC} - 2 V	-55°C, 25°C, 125°C	-150	150	μA
V _{BB} Internally generated bias voltage	For V _{EE} = -3 to -3.8 V, I _{BB} = -0.2 mA	-55°C, 25°C, 125°C	-1.45	-1.3	V
	V _{EE} = -2.375 to -2.75 V, I _{BB} = -0.2 mA	-55°C, 25°C, 125°C	-1.4	-1.25	
V _{IH} High-level input voltage (CLK_SEL)		-55°C, 25°C, 125°C	-1.165	-0.88	V
V _{IL} Low-level input voltage (CLK_SEL)		-55°C, 25°C, 125°C	-1.81	-1.475	V
V _{ID} Input amplitude (CLK _n , CLK _{n̄})	Difference of input, See ⁽¹⁾ V _{IH} - V _{IL}	-55°C, 25°C, 125°C	0.5	1.3	V
V _{CM} Common-mode voltage (CLK _n , CLK _{n̄})	DC offset relative to V _{EE}	-55°C, 25°C, 125°C	V _{EE} + 1	-0.3	V
V _{OH} High-level output voltage	I _{OH} = -21 mA	-55°C	-1.26	-0.85	V
		25°C	-1.2	-0.85	
		125°C	-1.15	-0.8	
V _{OL} Low-level output voltage	I _{OL} = -5 mA	25°C	-1.85	-1.425	V
		-55°C, 125°C	-1.85	-1.25	
V _{OD} Differential output voltage swing	Terminated with 50 Ω to V _{CC} - 2 V, See Figure 4	-55°C, 25°C, 125°C	400		mV

(1) V_{ID} minimum and maximum is required to maintain ac specifications, actual device function tolerates a minimum V_{ID} of 100 mV.

LVPECL DC ELECTRICAL CHARACTERISTICS

V_{Supply}: V_{CC} = 2.375 V to 3.8 V, V_{EE} = 0 V over operating temperature range T_J = -55°C to 125°C (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _{EE} Supply internal current	Absolute value of current	-55°C, 25°C, 125°C	35	85	mA
I _{CC} Output and internal supply current	All outputs terminated 50 Ω to V _{CC} - 2 V	-55°C, 25°C		385	mA
		125°C		405	
I _{IN} Input current	Includes pullup/pulldown resistors V _{IH} = V _{CC} , V _{IL} = V _{CC} - 2 V	-55°C, 25°C, 125°C	-150	150	μA
V _{BB} Internally generated bias voltage	V _{CC} = 3 to 3.8 V, I _{BB} = -0.2 mA	-55°C, 25°C, 125°C	V _{CC} - 1.45	V _{CC} - 1.3	V _{CC} - 1.125
	V _{CC} = 2.375 to 2.75 V, I _{BB} = -0.2 mA	-55°C, 25°C, 125°C	V _{CC} - 1.4	V _{CC} - 1.25	V _{CC} - 1.1
V _{IH} High-level input voltage (CLK_SEL)		-55°C, 25°C, 125°C	V _{CC} - 1.165	V _{CC} - 0.88	V
V _{IL} Low-level input voltage (CLK_SEL)		-55°C, 25°C, 125°C	V _{CC} - 1.81	V _{CC} - 1.475	V
V _{ID} Input amplitude (CLK _n , CLK _{n̄})	Difference of input, see ⁽¹⁾ , V _{IH} - V _{IL}	-55°C, 25°C, 125°C	0.5	1.3	V
V _{CM} Common-mode voltage (CLK _n , CLK _{n̄})	DC offset relative to V _{EE}	-55°C, 25°C, 125°C	1	V _{CC} - 0.3	V
V _{OH} High-level output voltage	I _{OH} = -21 mA	-55°C	V _{CC} - 1.26	V _{CC} - 0.85	V
		25°C	V _{CC} - 1.2	V _{CC} - 0.85	
		125°C	V _{CC} - 1.15	V _{CC} - 0.8	
V _{OL} Low-level output voltage	I _{OL} = -5 mA	25°C	V _{CC} - 1.85	V _{CC} - 1.425	V
		-55°C, 125°C	V _{CC} - 1.85	V _{CC} - 1.25	
V _{OD} Differential output voltage swing	Terminated with 50 Ω to V _{CC} - 2 V, See Figure 4	-55°C, 25°C, 125°C	400		mV


(1) V_{ID} minimum and maximum is required to maintain ac specifications, actual device function tolerates a minimum V_{ID} of 100 mV.

AC ELECTRICAL CHARACTERISTICS

V_{Supply}: V_{CC} = 2.375 V to 3.8 V, V_{EE} = 0 V or LVECL/LVPECL input V_{CC} = 0 V, V_{EE} = -2.375 V to -3.8 V over operating temperature range T_J = -55°C to 125°C (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{pd} Differential propagation delay CLK _n , CLK _{n̄} to all Q0, Q0...Q9, Q9	See Note D in Figure 2	200	355		ps
t _{sk(0)} Output-to-output skew	See Notes A and D in Figure 2		15	50	ps
t _{sk(pp)} Part-to-part skew	See Notes B and D in Figure 2		70		ps
t _{aj} Additive phase jitter ⁽¹⁾	Integration bandwidth of 20 kHz to 20 MHz, f _{out} = 200 MHz at 25°C		0.125	0.8	ps
f _(max) Maximum frequency ⁽¹⁾	Functional up to 3.5 GHz, see Figure 4			3500	MHz
t _{r/t_f} Output rise and fall time (20%, 80%)	See Note D in Figure 2			240	ps

(1) Specification is guaranteed by bench characterization and is not tested in production.



- Output skew is calculated as the greater of: The difference between the fastest and the slowest $t_{\text{PLH}n}$ ($n = 0, 1, \dots, 9$) or the difference between the fastest and the slowest $t_{\text{PHL}n}$ ($n = 0, 1, \dots, 9$).
- Part-to-part skew, is calculated as the greater of: The difference between the fastest and the slowest $t_{\text{PLH}n}$ ($n = 0, 1, \dots, 9$) across multiple devices or the difference between the fastest and the slowest $t_{\text{PHL}n}$ ($n = 0, 1, \dots, 9$) across multiple devices.
- Typical value measured at ambient when clock input is 155.52 MHz for an integration bandwidth of 20 kHz to 5 MHz.
- Input conditions: $V_{\text{CM}} = 1 \text{ V}$, $V_{\text{ID}} = 0.5 \text{ V}$ and $F_{\text{IN}} = 1 \text{ GHz}$.

Figure 2. Waveform for Calculating Both Output and Part-to-Part Skew




Figure 3. Typical Termination for Output Driver (See the Interfacing Between LVPECL, LVDS, and CML Application Note, Literature Number [SCAA056](#))




Figure 4. LVPECL Input Using CLK0 Pair, $V_{CC} = 2.375$ V, $V_{CM} = 1$ V, $V_{ID} = 0.5$ V

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
CDCLVP111MVFREP	Active	Production	LQFP (VF) 32	1000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-55 to 125	LVP111MEP
V62/12624-01XE	Active	Production	LQFP (VF) 32	1000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-55 to 125	LVP111MEP

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF CDCLVP111-EP :

- Catalog : [CDCLVP111](#)

- Space : [CDCLVP111-SP](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product
- Space - Radiation tolerant, ceramic packaging and qualified for use in Space-based application




VF0032A



PACKAGE OUTLINE

LQFP - 1.6 mm max height

PLASTIC QUAD FLATPACK



4219769/A 04/2019

NOTES:

PowerPAD is a trademark of Texas Instruments.


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs.
4. Reference JEDEC registration MS-026.

EXAMPLE BOARD LAYOUT


VF0032A

LQFP - 1.6 mm max height

PLASTIC QUAD FLATPACK



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:8X



4219769/A 04/2019

NOTES: (continued)


5. Publication IPC-7351 may have alternate designs.
6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

VF0032A

LQFP - 1.6 mm max height

PLASTIC QUAD FLATPACK



4219769/A 04/2019

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.

重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做出任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址 : Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

版权所有 © 2025 , 德州仪器 (TI) 公司