

CDCLVD1204 2:4 Low Additive Jitter LVDS Buffer

1 Features

- 2:4 Differential Buffer
- Low Additive Jitter: <300 fs RMS in 10-kHz to 20-MHz
- Low Output Skew of 20 ps (Maximum)
- Universal Inputs Accept LVDS, LVPECL, and LVCMOS
- Selectable Clock Inputs Through Control Pin
- 4 LVDS Outputs, ANSI EAI/TIA-644A Standard Compatible
- Clock Frequency: Up to 800 MHz
- Device Power Supply: 2.375 V to 2.625 V
- LVDS Reference Voltage, V_{AC_REF} , Available for Capacitive Coupled Inputs
- Industrial Temperature Range: -40°C to 85°C
- Packaged in 3 mm × 3 mm, 16-Pin VQFN (RGT)
- ESD Protection Exceeds 3 kV HBM, 1 kV CDM

2 Applications

- Telecommunications and Networking
- Medical Imaging
- Test and Measurement Equipment
- Wireless Communications
- General Purpose Clocking

3 Description

The CDCLVD1204 clock buffer distributes one of two selectable clock inputs (IN0 and IN1) to 4 pairs of differential LVDS clock outputs (OUT0 through OUT3) with minimum skew for clock distribution. The CDCLVD1204 can accept two clock sources into an input multiplexer. The inputs can either be LVDS, LVPECL, or LVCMOS.

The CDCLVD1204 is specifically designed for driving 50-Ω transmission lines. In case of driving the inputs in single ended mode, the appropriate bias voltage, V_{AC_REF} , must be applied to the unused negative input pin.

The IN_SEL pin selects the input which is routed to the outputs. If this pin is left open, it disables the outputs (static). The part supports a fail safe function. The device incorporates an input hysteresis which prevents random oscillation of the outputs in the absence of an input signal.


The device operates in 2.5-V supply environment and is characterized from -40°C to 85°C (ambient temperature). The CDCLVD1204 is packaged in small, 16-pin, 3-mm × 3-mm VQFN package.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
CDCLVD1204	VQFN (16)	3.00 mm × 3.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Application Example



Copyright © 2016, Texas Instruments Incorporated

Table of Contents

1 Features	1	8.4 Device Functional Modes.....	10
2 Applications	1	9 Application and Implementation	13
3 Description	1	9.1 Application Information.....	13
4 Revision History	2	9.2 Typical Application	13
5 Pin Configuration and Functions	3	10 Power Supply Recommendations	15
6 Specifications	4	11 Layout	15
6.1 Absolute Maximum Ratings	4	11.1 Layout Guidelines	15
6.2 ESD Ratings.....	4	11.2 Layout Example	16
6.3 Recommended Operating Conditions.....	4	11.3 Thermal Considerations	16
6.4 Thermal Information	4	12 Device and Documentation Support	17
6.5 Electrical Characteristics.....	5	12.1 Documentation Support	17
6.6 Timing Requirements	6	12.2 Receiving Notification of Documentation Updates	17
6.7 Typical Characteristics	7	12.3 Community Resources.....	17
7 Parameter Measurement Information	8	12.4 Trademarks	17
8 Detailed Description	10	12.5 Electrostatic Discharge Caution.....	17
8.1 Overview	10	12.6 Glossary	17
8.2 Functional Block Diagram	10	13 Mechanical, Packaging, and Orderable Information	17
8.3 Feature Description.....	10		


4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (June 2010) to Revision B	Page
Added <i>ESD Ratings</i> table, <i>Feature Description</i> section, <i>Device Functional Modes</i>, <i>Application and Implementation</i> section, <i>Power Supply Recommendations</i> section, <i>Layout</i> section, <i>Device and Documentation Support</i> section, and <i>Mechanical, Packaging, and Orderable Information</i> section	1

Changes from Original (May 2010) to Revision A	Page
- Changed <i>Features</i> bullet From: ESD Protection Exceeds 2 kV HBM, 500 V CDM To: ESD Protection Exceeds 3 kV HBM, 1 kV CDM - Updated the V_{AC_REF} pin description ΔV_{OD} values, MIN was -50, MAX was 50 $V_{OC(SS)}$ MIN value was 1.125 $\Delta V_{OC(SS)}$ values, MIN was -50, MAX was 50 V_{ring} MAX value was 20% V_{OS} values, TYP was 30, MAX was 100 t_{PD} MAX value was 2 t_{SK_PP} - deleted the TYP value of 300..... t_R/t_F MIN value was 200..... I_{CCSTAT} MAX value was 25 - Updated <i>Input Selection Table</i>	 1 3 5 5 5 5 5 5 5 5 5 11

5 Pin Configuration and Functions



Pin Functions

PIN		TYPE ⁽¹⁾	DESCRIPTION
NO.	NAME		
1	GND	G	Device ground
2	IN_SEL	I	Input selection with an internal 200-k Ω pullup and pulldown; selects input port (see Table 1)
3, 4	INP1, INN1	I	Differential redundant input pair or single-ended input
5	V _{CC}	P	2.5-V supply for the device
6, 7	INP0, INN0	I	Differential input pair or single-ended input
8	V _{AC_REF}	O	Bias voltage output for capacitive coupled inputs. If used, TI recommends using a 0.1- μ F to GND on this pin.
9, 10	OUTP0, OUTN0	O	Differential LVDS output pair number 0
11,12	OUTP1, OUTN1	O	Differential LVDS output pair number 1
13,14	OUTP2, OUTN2	O	Differential LVDS output pair number 2
15,16	OUTP3, OUTN3	O	Differential LVDS output pair number 3

(1) G = Ground, I = Input, O = Output, P = Power

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

	MIN	MAX	UNIT
Supply voltage, V_{CC}	−0.3	2.8	V
Input voltage, V_I	−0.2	$V_{CC} + 0.2$	V
Output voltage, V_O	−0.2	$V_{CC} + 0.2$	V
Driver short circuit current, I_{OSD}	See ⁽²⁾		
Storage temperature, T_{stg}	−65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The output can handle the permanent short.

6.2 ESD Ratings

		VALUE	UNIT
$V_{(ESD)}$ Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	>3000	V
	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	>1000	

- (1) Human Body Model, 1.5 k Ω , 100 pF

- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	NOM	MAX	UNIT
V_{CC} Device supply voltage	2.375	2.5	2.625	V
T_A Ambient temperature	−40		85	°C

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		CDCLVD1204	UNIT
		RGT (VQFN)	
		16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	51.3	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	85.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	20.1	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	1.3	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	19.4	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	6	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

6.5 Electrical Characteristics

$V_{CC} = 2.375\text{ V to }2.625\text{ V}$ and $T_A = -40^\circ\text{C to }85^\circ\text{C}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
IN_SEL CONTROL						
Vd _{I3}	3-state input	Open	0.5 × V _{CC}			V
Vd _{IH}	Input high voltage		0.7 × V _{CC}			V
Vd _{IL}	Input low voltage		0.2 × V _{CC}			V
Id _{IH}	Input high current	V _{CC} = 2.625 V, V _{IH} = 2.625 V		30		μA
Id _{IL}	Input low current	V _{CC} = 2.625 V, V _{IL} = 0 V		–30		μA
R _{pull} (IN_SEL)	Input pullup or pulldown resistor		200			kΩ
2.5-V LVCMOS INPUT (See Figure 5)						
f _{IN}	Input frequency			200		MHz
V _{th}	Input threshold voltage	External threshold voltage applied to complementary input	1.1		1.5	V
V _{IH}	Input high voltage		V _{th} + 0.1		V _{CC}	V
V _{IL}	Input low voltage		0		V _{th} – 0.1	V
I _{IH}	Input high current	V _{CC} = 2.625 V, V _{IH} = 2.625 V		10		μA
I _{IL}	Input low current	V _{CC} = 2.625 V, V _{IL} = 0 V		–10		μA
ΔV/ΔT	Input edge rate	20% to 80%	1.5			V/ns
C _{IN}	Input capacitance			2.5		pF
DIFFERENTIAL INPUT						
f _{IN}	Input frequency	Clock input		800		MHz
V _{IN, DIFF}	Differential input voltage peak-to-peak	V _{ICM} = 1.25 V	0.3		1.6	V _{PP}
V _{ICM}	Input common mode voltage	V _{IN, DIFF, PP} > 0.4 V	1		V _{CC} – 0.3	V
I _{IH}	Input high current	V _{CC} = 2.625 V, V _{IH} = 2.625 V		10		μA
I _{IL}	Input low current	V _{CC} = 2.625 V, V _{IL} = 0 V		–10		μA
ΔV/ΔT	Input edge rate	20% to 80%	0.75			V/ns
C _{IN}	Input capacitance			2.5		pF
LVDS OUTPUT						
V _{OD}	Differential output voltage magnitude	V _{IN, DIFF, PP} = 0.3 V, R _L = 100 Ω	250		450	mV
ΔV _{OD}	Change in differential output voltage magnitude	V _{IN, DIFF, PP} = 0.3 V, R _L = 100 Ω	–15		15	mV
V _{OC(SS)}	Steady-state common mode output voltage	V _{IN, DIFF, PP} = 0.3 V, R _L = 100 Ω	1.1		1.375	V
ΔV _{OC(SS)}	Steady-state common mode output voltage	V _{IN, DIFF, PP} = 0.6 V, R _L = 100 Ω	–15		15	mV
V _{ring}	Output overshoot and undershoot	Percentage of output amplitude V _{OD}		10%		
V _{OS}	Output AC common mode	V _{IN, DIFF, PP} = 0.6 V, R _L = 100 Ω		25	70	mV _{PP}
I _{OS}	Short-circuit output current	V _{OD} = 0 V			±24	mA
t _{PD}	Propagation delay	V _{IN, DIFF, PP} = 0.3 V		1.5	2.5	ns
t _{SK, PP}	Part-to-part skew				600	ps
t _{SK, O}	Output skew				20	ps
t _{SK, P}	Pulse skew	50% duty cycle input, crossing-point-to-crossing-point distortion	–50		50	ps
t _{RJIT}	Random additive jitter	50% duty cycle input, edge speed = 0.75 V/ns, 10 kHz to 20 MHz			0.3	ps, RMS
t _R /t _F	Output rise and fall time	20% to 80%, 100 Ω, 5 pF	50		300	ps
I _{CCSTAT}	Static supply current	Outputs unterminated, f = 0 Hz		17	28	mA

Electrical Characteristics (continued)


 $V_{CC} = 2.375\text{ V to }2.625\text{ V}$ and $T_A = -40^{\circ}\text{C to }85^{\circ}\text{C}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I_{CC100} Supply current	All outputs, $R_L = 100\ \Omega$, $f = 100\text{ MHz}$		40	58	mA
I_{CC800} Supply current	All outputs, $R_L = 100\ \Omega$, $f = 800\text{ MHz}$		60	80	mA
V_{AC_REF} Reference output voltage	$V_{CC} = 2.5\text{ V}$, $I_{load} = 100\ \mu\text{A}$	1.1	1.25	1.35	V

6.6 Timing Requirements

	MIN	NOM	MAX	UNIT
ADDITIVE PHASE NOISE FOR 100-MHZ CLOCK				
phn_{100} Phase noise at 100 Hz offset		-132.9		dBc/Hz
phn_{1k} Phase noise at 1 kHz offset		-138.8		dBc/Hz
phn_{10k} Phase noise at 10 kHz offset		-147.4		dBc/Hz
phn_{100k} Phase noise at 100 kHz offset		-153.6		dBc/Hz
phn_{1M} Phase noise at 1 MHz offset		-155.2		dBc/Hz
phn_{10M} Phase noise at 10 MHz offset		-156.2		dBc/Hz
phn_{20M} Phase noise at 20 MHz offset		-156.6		dBc/Hz
t_{RJIT} Random additive jitter from 10 kHz to 20 MHz		171		fs, RMS
ADDITIVE PHASE NOISE FOR 737.27-MHZ CLOCK				
phn_{100} Phase noise at 100 Hz offset		-80.2		dBc/Hz
phn_{1k} Phase noise at 1 kHz offset		-114.3		dBc/Hz
phn_{10k} Phase noise at 10 kHz offset		-138		dBc/Hz
phn_{100k} Phase noise at 100 kHz offset		-143.9		dBc/Hz
phn_{1M} Phase noise at 1 MHz offset		-145.2		dBc/Hz
phn_{10M} Phase noise at 10 MHz offset		-146.5		dBc/Hz
phn_{20M} Phase noise at 20 MHz offset		-146.6		dBc/Hz
t_{RJIT} Random additive jitter from 10 kHz to 20 MHz		65		fs, RMS

6.7 Typical Characteristics



Input clock RMS jitter is 32 fs from 10 kHz to 20 MHz and additive RMS jitter is 152 fs, $T_A = 25^\circ\text{C}$, and $V_{CC} = 2.5$ V

Figure 1. 100-MHz Input and Output Phase Noise Plot




Figure 2. Differential Output Voltage vs Frequency

7 Parameter Measurement Information




Figure 3. LVDS Output DC Configuration During Device Test




Figure 4. LVDS Output AC Configuration During Device Test




Figure 5. DC Coupled LVCMOS Input During Device Test





Figure 6. Output Voltage and Rise/Fall Time



- (1) Output skew is calculated as the greater of the following: As the difference between the fastest and the slowest t_{PLHn} or the difference between the fastest and the slowest t_{PHLn} ($n = 0, 1, 2, 3$).
- (2) Part-to-part skew is calculated as the greater of the following: As the difference between the fastest and the slowest t_{PLHn} or the difference between the fastest and the slowest t_{PHLn} across multiple devices ($n = 0, 1, 2, 3$).

Figure 7. Output Skew and Part-to-Part Skew




Figure 8. Output Overshoot and Undershoot




Figure 9. Output AC Common Mode


8 Detailed Description

8.1 Overview

The CDCLVD1204 LVDS drivers use CMOS transistors to control the output current. Therefore, proper biasing and termination are required to ensure correct operation of the device and to maximize signal integrity.

The proper LVDS termination for signal integrity over two 50-Ω lines is 100 Ω between the outputs on the receiver end. Either DC-coupled termination or AC-coupled termination can be used for LVDS outputs. TI recommends placing a termination resistor close to the receiver. If the receiver is internally biased to a voltage different than the output common mode voltage of the CDCLVD1204, AC-coupling must be used. If the LVDS receiver has internal 100-Ω termination, external termination must be omitted.

8.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

8.3 Feature Description

The CDCLVD1204 is a low additive jitter LVDS fan-out buffer that can generate four copies of two selectable LVPECL, LVDS, or LVCMOS inputs. The CDCLVD1204 can accept reference clock frequencies up to 800 MHz while providing low output skew.

8.4 Device Functional Modes

The two inputs of the CDCLVD1204 are internally muxed together and can be selected through the control pin (see [Table 1](#)). Unused inputs and outputs can be left floating to reduce overall component cost. Both AC- and DC-coupling schemes can be used with the CDCLVD1204 to provide greater system flexibility.

Table 1. Input Selection Table

IN_SEL	ACTIVE CLOCK INPUT
0	INP0, INN0
1	INP1, INN1
Open	None ⁽¹⁾

(1) The input buffers are disabled and the outputs are static.

8.4.1 LVDS Output Termination

Unused outputs can be left open without connecting any trace to the output pins.

The CDCLVD1204 can be connected to LVDS receiver inputs with DC- and AC-coupling as shown in [Figure 10](#) and [Figure 11](#) (respectively).




Figure 10. Output DC Termination




Figure 11. Output AC Termination (With the Receiver Internally Biased)

8.4.2 Input Termination

The CDCLVD1204 inputs can be interfaced with LVDS, LVPECL, or LVCMOS drivers.

LVDS drivers can be connected to CDCLVD1204 inputs with AC- and DC-coupling as shown in [Figure 12](#) and [Figure 13](#) (respectively).






Figure 12. LVDS Clock Driver Connected to CDCLVD1204 Input (AC-Coupled)



Copyright © 2016, Texas Instruments Incorporated

Figure 13. LVDS Clock Driver Connected to CDCLVD1204 Input (DC-Coupled)


Figure 14 shows how to connect LVPECL inputs to the CDCLVD1204. The series resistors are required to reduce the LVPECL signal swing if the signal swing is >1.6 Vpp.



Copyright © 2016, Texas Instruments Incorporated

Figure 14. LVPECL Clock Driver Connected to CDCLVD1204 Input

Figure 15 illustrates how to couple a 2.5-V LVCMOS clock input to the CDCLVD1204 directly. The series resistance, R_S , must be placed close to the LVCMOS driver if required. 3.3-V LVCMOS clock input swing must be limited to $V_{IH} \leq V_{CC}$.



Copyright © 2016, Texas Instruments Incorporated

Figure 15. 2.5-V LVCMOS Clock Driver Connected to CDCLVD1204 Input

For unused input, TI recommends grounding both input pins (INP, INN) using 1-kΩ resistors.

9 Application and Implementation


NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The CDCLVD1204 is a low additive jitter universal to LVDS fan-out buffer with 2 selectable inputs. The small package, low output skew, and low additive jitter make for a flexible device in demanding applications.

9.2 Typical Application



Copyright © 2016, Texas Instruments Incorporated

Figure 16. Fan-Out Buffer for Line Card Application

Typical Application (continued)

9.2.1 Design Requirements

The CDCLVD1204 shown in [Figure 16](#) is configured to select two inputs: a 156.25-MHz LVDS clock from the backplane, or a secondary 156.25-MHz LVCMOS 2.5-V oscillator. The LVDS clock is AC-coupled and biased using the integrated reference voltage generator. A resistor divider is used to set the threshold voltage correctly for the LVCMOS clock. Either signal can be then fanned out to desired devices, as shown. The configuration example is driving 4 LVDS receivers in a line card application with the following properties:

- The PHY device is capable of DC-coupling with an LVDS driver such as the CDCLVD1204. This PHY device features internal termination so no additional components are required for proper operation.
- The ASIC LVDS receiver features internal termination and operates at the same common mode voltage as the CDCLVD1204. Again, no additional components are required.
- The FPGA requires external AC-coupling, but has internal termination. 0.1- μ F capacitors are placed to provide AC-coupling. Similarly, the CPU is internally terminated, and requires only external AC-coupling capacitors.

9.2.2 Detailed Design Procedure

See [Input Termination](#) for proper input terminations, dependent on single ended or differential inputs.

See [LVDS Output Termination](#) for output termination schemes depending on the receiver application.


Unused outputs can be left floating.

In this example, the PHY, ASIC, and FPGA or CPU require different schemes. Power supply filtering and bypassing is critical for low-noise applications.


See [Power Supply Recommendations](#) for recommended filtering techniques. A reference layout is provided in [Low-Additive Jitter, Four LVDS Outputs Clock Buffer Evaluation Board](#) (SCAU043).

9.2.3 Application Curves

The CDCLVD12xx's low additive noise is shown in this line card application. The low noise 156.25 MHz source with 67 fs RMS jitter drives the CDCLVD12xx, resulting in 80 fs RMS when integrated from 12 kHz to 20 MHz. The resultant additive jitter is a low 44 fs RMS for this configuration.



**Figure 17. CDCLVD12xx Reference Phase Noise, 67 fs rms
(12 kHz to 20 MHz)**



**Figure 18. CDCLVD12xx Output Phase Noise, 80 fs rms
(12 kHz to 20 MHz)**

10 Power Supply Recommendations

High-performance clock buffers are sensitive to noise on the power supply, which can dramatically increase the additive jitter of the buffer. Thus, it is essential to reduce noise from the system power supply, especially when jitter/phase noise is critical to applications.

Filter capacitors are used to eliminate the low-frequency noise from the power supply, where the bypass capacitors provide the low impedance path for high-frequency noise and guard the power-supply system against the induced fluctuations. These bypass capacitors also provide instantaneous current surges as required by the device and must have low equivalent series resistance (ESR). To properly use the bypass capacitors, they must be placed close to the power-supply pins and laid out with short loops to minimize inductance. It is recommended to add as many high-frequency (for example, 0.1 μF) bypass capacitors as there are supply pins in the package. It is recommended, but not required, to insert a ferrite bead between the board power supply and the chip power supply that isolates the high-frequency switching noises generated by the clock driver; these beads prevent the switching noise from leaking into the board supply. Choose an appropriate ferrite bead with low DC-resistance because it is imperative to provide adequate isolation between the board supply and the chip supply, as well as to maintain a voltage at the supply pins that is greater than the minimum voltage required for proper operation.

Figure 19 shows this recommended power-supply decoupling method.




Figure 19. Power-Supply Decoupling

11 Layout

11.1 Layout Guidelines

For reliability and performance reasons, the die temperature must be limited to a maximum of 125°C.

The device package has an exposed pad that provides the primary heat removal path to the printed circuit board (PCB). To maximize the heat dissipation from the package, a thermal landing pattern including multiple vias to a ground plane must be incorporated into the PCB within the footprint of the package. The thermal pad must be soldered down to ensure adequate heat conduction to of the package. Figure 20 shows a recommended land and via pattern.

11.2 Layout Example




Figure 20. Recommended PCB Layout

11.3 Thermal Considerations

The CDCLVD1204 supports high temperatures on the printed circuit board (PCB) measured at the thermal pad. The system designer must ensure that the maximum junction temperature is not exceeded. Ψ_{JB} can allow the system designer to measure the board temperature with a fine gauge thermocouple and back calculate the junction temperature using [Equation 1](#). Note that Ψ_{JB} is close to $R_{\theta JB}$ as 75% to 95% of a device's heat is dissipated by the PCB.

$$T_J = T_{PCB} + (\Psi_{JB} \times \text{Power}) \quad (1)$$

Example:

Calculation of the junction-lead temperature with a 4-layer JEDEC test board using four thermal vias:

$$T_{PCB} = 105^{\circ}\text{C}$$

$$\Psi_{JB} = 19^{\circ}\text{C/W}$$

$$\text{Power}_{\text{inclTerm}} = I_{\text{max}} \times V_{\text{max}} = 186 \text{ mA} \times 3.6 \text{ V} = 669.6 \text{ mW (maximum power consumption including termination resistors)}$$

$$\text{Power}_{\text{exclTerm}} = 518.6 \text{ mW (maximum power consumption excluding termination resistors, see [Power Consumption of LVPECL and LVDS](#) (SLYT127) for further details)}$$

$$\Delta T_J = \Psi_{JB} \times \text{Power}_{\text{exclTerm}} = 19^{\circ}\text{C/W} \times 518.6 \text{ mW} = 9.85^{\circ}\text{C}$$

$$T_J = \Delta T_J + T_{\text{Chassis}} = 9.85^{\circ}\text{C} + 105^{\circ}\text{C} = 114.85^{\circ}\text{C (maximum junction temperature of } 125^{\circ}\text{C is not violated)}$$

Further information can be found at [Semiconductor and IC Package Thermal Metrics](#) (SPRA953) and [Using Thermal Calculation Tools for Analog Components](#) (SLUA566).

12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation see the following:

- [Low-Additive Jitter, Four LVDS Outputs Clock Buffer Evaluation Board](#) (SCAU043)
- [Power Consumption of LVPECL and LVDS](#) (SLYT127)
- [Semiconductor and IC Package Thermal Metrics](#) (SPRA953)
- [Using Thermal Calculation Tools for Analog Components](#) (SLUA566)

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.4 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.6 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
CDCLVD1204RGTR	Active	Production	VQFN (RGT) 16	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	D1204
CDCLVD1204RGTR.A	Active	Production	VQFN (RGT) 16	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	D1204
CDCLVD1204RGTT	Active	Production	VQFN (RGT) 16	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	D1204
CDCLVD1204RGTT.A	Active	Production	VQFN (RGT) 16	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	D1204
CDCLVD1204RGTTG4	Active	Production	VQFN (RGT) 16	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	D1204
CDCLVD1204RGTTG4.A	Active	Production	VQFN (RGT) 16	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	D1204

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CDCLVD1204RGTR	VQFN	RGT	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
CDCLVD1204RGTT	VQFN	RGT	16	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
CDCLVD1204RGTTG4	VQFN	RGT	16	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2


TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CDCLVD1204RGTR	VQFN	RGT	16	3000	350.0	350.0	43.0
CDCLVD1204RGTT	VQFN	RGT	16	250	210.0	185.0	35.0
CDCLVD1204RGTTG4	VQFN	RGT	16	250	210.0	185.0	35.0

TRAY



Chamfer on Tray corner indicates Pin 1 orientation of packed units.

*All dimensions are nominal


Device	Package Name	Package Type	Pins	SPQ	Unit array matrix	Max temperature (°C)	L (mm)	W (mm)	K0 (μm)	P1 (mm)	CL (mm)	CW (mm)
CDCLVD1204RGTR	RGT	VQFN	16	3000	35 X 14	150	315	135.9	7620	8.8	7.9	8.15
CDCLVD1204RGTR.A	RGT	VQFN	16	3000	35 X 14	150	315	135.9	7620	8.8	7.9	8.15
CDCLVD1204RGTT	RGT	VQFN	16	250	35 X 14	150	315	135.9	7620	8.8	7.9	8.15
CDCLVD1204RGTT.A	RGT	VQFN	16	250	35 X 14	150	315	135.9	7620	8.8	7.9	8.15

RGT 16

GENERIC PACKAGE VIEW



VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD




Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

4203495/1



SIDE WALL METAL THICKNESS DIM A	
OPTION 1	OPTION 2
0.1	0.2



4222419/E 07/2025


NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.


RGT0016C

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:20X



SOLDER MASK DETAILS

4222419/E 07/2025

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

RGT0016C

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 17:
85% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
SCALE:25X

4222419/E 07/2025

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated