

Data sheet acquired from Harris Semiconductor SCHS085E – Revised September 2003

CMOS Programmable Timer High Voltage Types (20V Rating)

Features


- Low Symmetrical Output Resistance, Typically 100 Ω at V_{DD} = 15V
- Built-In Low-Power RC Oscillator
- Oscillator Frequency Range..... DC to 100kHz
- External Clock (Applied to Pin 3) can be Used Instead of Oscillator
- Operates as 2^N Frequency Divider or as a Single-Transition Timer
- Q/Q Select Provides Output Logic Level Flexibility
- AUTO or MASTER RESET Disables Oscillator During Reset to Reduce Power Dissipation
- Operates With Very Slow Clock Rise and Fall Times
- Capable of Driving Six Low Power TTL Loads, Three Low-Power Schottky Loads, or Six HTL Loads Over the Rated Temperature Range
- Symmetrical Output Characteristics
- 100% Tested for Quiescent Current at 20V
- 5V, 10V, and 15V Parametric Ratings
- Meets All Requirements of JEDEC Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"

Description

CD4541B programmable timer consists of a 16-stage binary counter, an oscillator that is controlled by external R-C components (2 resistors and a capacitor), an automatic power-on reset circuit, and output control logic. The counter increments on positive-edge clock transitions and can also be reset via the MASTER RESET input.

Pinout

CD4541B (CERDIP, PDIP, SOIC, SOP, TSSOP)



The output from this timer is the Q or \overline{Q} output from the 8th, 10th, 13th, or 16th counter stage. The desired stage is chosen using time-select inputs A and B (see Frequency Select Table).

The output is available in either of two modes selectable via the MODE input, pin 10 (see Truth Table). When this MODE input is a logic "1", the output will be a continuous square wave having a frequency equal to the oscillator frequency divided by 2^N . With the MODE input set to logic "0" and after a MASTER RESET is initiated, the output (assuming Q output has been selected) changes from a low to a high state after 2^{N-1} counts and remains in that state until another MASTER RESET pulse is applied or the MODE input is set to a logic "1".

Timing is initialized by setting the AUTO RESET input (pin 5) to logic "0" and turning power on. If pin 5 is set to logic "1", the AUTO RESET circuit is disabled and counting will not start until after a positive MASTER RESET pulse is applied and returns to a low level. The AUTO RESET consumes an appreciable amount of power and should not be used if low-power operation is desired. For reliable automatic power-on reset, $V_{\mbox{\scriptsize DD}}$ should be greater than 5V.

The RC oscillator, shown in Figure 2, oscillates with a frequency determined by the RC network and is calculated using:

$$f = \frac{1}{2.3~R_{TC}C_{TC}} \qquad \begin{array}{ll} \text{Where f is between 1kHz} \\ \text{and 100kHz} \\ \text{and } R_S \geq 10 k\Omega \text{ and } \approx 2R_{TC} \end{array}$$

Ordering Information

PART NUMBER	TEMP. RANGE (°C)	PACKAGE
CD4541BF3A	-55 to 125	14 Ld CERDIP
CD4541BE	-55 to 125	14 Ld PDIP
CD4541BM	-55 to 125	14 Ld SOIC
CD4541BMT	-55 to 125	14 Ld SOIC
CD4541BM96	-55 to 125	14 Ld SOIC
CD4541BNSR	-55 to 125	14 Ld SOP
CD4541BPW	-55 to 125	14 Ld TSSOP
CD4541BPWR	-55 to 125	14 Ld TSSOP

NOTE: When ordering, use the entire part number. The suffixes 96 and R denote tape and reel. The suffix T denotes a small-quantity reel of 250.




FIGURE 1.

FREQUENCY SELECTION TABLE

А	В	NO. OF STAGES N	COUNT 2 ^N
0	0	13	8192
0	1	10	1024
1	0	8	256
1	1	16	65536

TRUTH TABLE

	STA	ATE
PIN	0	1
5	Auto Reset On	Auto Reset Disable
6	Master Reset Off	Master Reset On
9	Output Initially Low After Reset (Q)	Output Initially High After Reset $(\overline{\mathbf{Q}})$
10	Single Transition Mode	Recycle Mode




FIGURE 2. RC OSCILLATOR CIRCUIT

Absolute Maximum Ratings

DC Supply - Voltage Range, V_{DD} Voltages Referenced to V_{SS} Terminal ... -0.5V to +20V Input Voltage Range, All Inputs ... -0.5V to V_{DD} +0.5V DC Input Current, Any One Input ± 10 mA Device Dissipation Per Output Transistor For T_A = Full Package Temperature Range (All Package Types) ... 100mW

Operating Conditions

Temperature Range T_A -55 o C to 125 o C Supply Voltage Range

For T_A = Full Package Temperature Range 3V (Min), 18V (Typ)

Thermal Information

Package Thermal Impedance, θ_{JA} (see Note 1)
PDIP package
SOIC package
SOP package76°C/W
TSSOP package113°C/W
Maximum Junction Temperature (Plastic Package) 150°C
Maximum Storage Temperature Range (T _{STG})65°C to 150°C
Maximum Lead Temperature (Soldering 10s)
At Distance $1/16$ in $\pm 1/32$ in $(1.59$ mm ± 0.79 mm)
from case for 10s Maximum265°C
(SOIC - Lead Tips Only)

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE

1. The package thermal impedance is calculated in accordance with JESD 51-7.

Electrical Specifications

	CC	ONDITION	S		LIMITS	AT INDICA	TED TEM	IPERATUI	RES (°C)		
	V	v	V						25		1
PARAMETER	V _O (V)	V _{IN} (V)	V _{DD} (V)	-55	-40	85	125	MIN	TYP	МАХ	UNITS
Quiescent Device	-	0, 5	5	5	5	150	150	-	0.04	5	μА
Current, (Note 2) I _{DD} (Max)	-	0, 10	10	10	10	300	300	-	0.04	10	μА
	-	0, 15	15	20	20	600	600	-	0.04	20	μА
	-	0, 20	20	100	100	3000	3000	-	0.08	100	μА
Output Low (Sink) Current I _{OL} (Min)	0.4	0, 5	5	1.9	1.85	1.26	1.08	1.55	3.1	-	mA
	0.5	0, 10	10	5	4.8	3.3	2.8	4	8	-	mA
	1.5	0, 15	15	12.6	12	8.4	7.2	10	20	-	mA
Output High (Source) Current, I _{OH} (Min)	4.6	0, 5	5	-1.9	-1.85	-1.26	-1.08	-1.55	-3.1	-	mA
	2.5	0, 5	5	-6.2	-6	-4.1	-3	-5	-10	-	mA
	9.5	0, 10	10	-5	-4.8	-3.3	-2.8	-4	-8	-	mA
	13.5	0, 15	15	-12.6	-12	-8.4	-7.2	-10	-20	-	mA
Output Voltage:	-	0, 5	5	-		0.05		-	0	0.05	V
Low-Level, V _{OL} (Max)	-	0, 10	10	-		0.05		-	0	0.05	٧
	-	0, 15	15	-		0.05		-	0	0.05	V
Output Voltage:	-	0, 5	5	-		4.95		4.95	5	-	V
High-Level, V _{OH} (Min)	-	0, 10	10	-		9.95		9.95	10	-	٧
	-	0, 15	15	-		14.95		14.95	15	-	V
Input Low Voltage,	0.5, 4.5	-	5	-		1.5		-	-	1.5	V
V _{IL} (Max)	1, 9	=	10	-		3		-	-	3	V
	1.5, 13.5	-	15	-		4		-	-	4	V

CD4541B

Electrical Specifications (Continued)

	CONDITIONS					LIMITS AT INDICATED TEMPERATURES (°C)							
		V	V						25				
PARAMETER	V _O (V)	V _{IN} (V)	V _{DD} (V)	-55	-40	85	125	MIN	TYP	MAX	UNITS		
Input High Voltage,	0.5, 4.5	-	5	-		3.5		3.5	-	-	V		
V _{IH} (Min)	1, 9	-	10	-		7		7	-	-	V		
	1.5, 13.5	-	15	-		11		11	-	-	V		
Input Current, I _{IN} (Max)	-	0, 18	18	±0.1	±0.1	±1	±1	-	±10 ⁻⁵	±0.1	μА		

NOTE:

2. With AUTO RESET enabled, additional current drain at 25°C is:

 $7\mu A$ (Typ), $200\mu A$ (Max) at 5V; $30\mu A$ (Typ), $350\mu A$ (Max) at 10V; $80\mu A$ (Typ), $500\mu A$ (Max) at 15V

$\textbf{Dynamic Electrical Specifications} \quad \text{T}_{A} = 25^{o}\text{C}, \text{ Input } t_{r}, \ t_{f} = 20\text{ns}, \ C_{L} = 50\text{pF}, \ R_{L} = 200\text{k}\Omega$

PARAMETER	SYMBOL	V _{DD} (V)	MIN	TYP	MAX	UNITS
Propagation Delay Times	(2 ⁸) t _{PHL} , t _{PLH}	5	-	3.5	10.5	μs
Clock to Q		10	-	1.25	3.8	μs
		15	-	0.9	2.9	μs
	(2 ¹⁶) t _{PHL} , t _{PLH}	5	-	6.0	18	μs
		10	-	3.5	10	μs
		15	-	2.5	7.5	μs
Transition Time	t _{THL}	5	-	100	200	ns
		10	-	50	100	ns
		15	-	40	80	ns
	t _{THL}	5	-	180	360	ns
		10	-	90	180	ns
		15	-	65	130	ns
MASTER RESET, CLOCK		5	900	300	-	ns
Pulse Width		10	300	100	-	ns
		15	225	85	-	ns
Maximum Clock Pulse Input	f _{CL}	5	-	1.5	-	MHz
Frequency		10	-	4	-	MHz
		15	-	6	-	MHz
Maximum Clock Pulse Input Rise or Fall time	t _r , t _f	5, 10, 15		Unlimited		μs

Digital Timer Application

A positive pulse on MASTER RESET resets the counters and latch. The output goes high and remains high until the number of pulses, selected by A and B, are counted. This circuit is retriggerable and is as accurate as the input frequency. If additional accuracy is desired, an external clock can be used on pin 3. A setup time equal to the width of the one-shot output is required immediately following initial power up, during which time the output will be high.




FIGURE 3. DIGITAL TIMER APPLICATION CIRCUIT

www.ti.com

24-Jul-2025

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
CD4541BE	Active	Production	PDIP (N) 14	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD4541BE
CD4541BE.A	Active	Production	PDIP (N) 14	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD4541BE
CD4541BEE4	Active	Production	PDIP (N) 14	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD4541BE
CD4541BEE4.A	Active	Production	PDIP (N) 14	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD4541BE
CD4541BF	Active	Production	CDIP (J) 14	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	CD4541BF
CD4541BF.A	Active	Production	CDIP (J) 14	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	CD4541BF
CD4541BF3A	Active	Production	CDIP (J) 14	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	CD4541BF3A
CD4541BF3A.A	Active	Production	CDIP (J) 14	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	CD4541BF3A
CD4541BM	Active	Production	SOIC (D) 14	50 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4541BM
CD4541BM.A	Active	Production	SOIC (D) 14	50 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4541BM
CD4541BM96	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4541BM
CD4541BM96.A	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4541BM
CD4541BM96.B	Active	Production	SOIC (D) 14	2500 LARGE T&R	-	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4541BM
CD4541BMT	Active	Production	SOIC (D) 14	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4541BM
CD4541BMT.A	Active	Production	SOIC (D) 14	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4541BM
CD4541BMT.B	Active	Production	SOIC (D) 14	250 SMALL T&R	-	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4541BM
CD4541BMTG4	Active	Production	SOIC (D) 14	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4541BM
CD4541BNSR	Active	Production	SOP (NS) 14	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4541B
CD4541BNSR.A	Active	Production	SOP (NS) 14	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4541B
CD4541BNSR.B	Active	Production	SOP (NS) 14	2000 LARGE T&R	-	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4541B
CD4541BPW	Active	Production	TSSOP (PW) 14	90 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM541B
CD4541BPW.A	Active	Production	TSSOP (PW) 14	90 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM541B
CD4541BPWR	Active	Production	TSSOP (PW) 14	2000 LARGE T&R	Yes	NIPDAU SN	Level-1-260C-UNLIM	-55 to 125	CM541B
CD4541BPWR.A	Active	Production	TSSOP (PW) 14	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM541B

⁽¹⁾ Status: For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

PACKAGE OPTION ADDENDUM

www.ti.com 24-Jul-2025

- (3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.
- (4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.
- (5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.
- (6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF CD4541B, CD4541B-MIL:

Catalog : CD4541B

Military: CD4541B-MIL

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD4541BM96	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
CD4541BNSR	SOP	NS	14	2000	330.0	16.4	8.1	10.4	2.5	12.0	16.0	Q1
CD4541BPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

www.ti.com 24-Jul-2025



*All dimensions are nominal

Device	Package Type	kage Type Package Drawing		SPQ	Length (mm)	Width (mm)	Height (mm)
CD4541BM96	SOIC	D	14	2500	353.0	353.0	32.0
CD4541BNSR	SOP	NS	14	2000	353.0	353.0	32.0
CD4541BPWR	TSSOP	PW	14	2000	353.0	353.0	32.0

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
CD4541BE	N	PDIP	14	25	506	13.97	11230	4.32
CD4541BE.A	N	PDIP	14	25	506	13.97	11230	4.32
CD4541BEE4	N	PDIP	14	25	506	13.97	11230	4.32
CD4541BEE4	N	PDIP	14	25	506	13.97	11230	4.32
CD4541BEE4.A	N	PDIP	14	25	506	13.97	11230	4.32
CD4541BEE4.A	N	PDIP	14	25	506	13.97	11230	4.32
CD4541BM	D	SOIC	14	50	506.6	8	3940	4.32
CD4541BM.A	D	SOIC	14	50	506.6	8	3940	4.32
CD4541BPW	PW	TSSOP	14	90	530	10.2	3600	3.5
CD4541BPW.A	PW	TSSOP	14	90	530	10.2	3600	3.5



SMALL OUTLINE INTEGRATED CIRCUIT



- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



CERAMIC DUAL IN LINE PACKAGE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4040083-5/G





CERAMIC DUAL IN LINE PACKAGE



- 1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This package is hermitically sealed with a ceramic lid using glass frit.
- His package is remitted by sealed with a ceramic its using glass mit.
 Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
 Falls within MIL-STD-1835 and GDIP1-T14.



CERAMIC DUAL IN LINE PACKAGE



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





SMALL OUTLINE PACKAGE



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated