

Data sheet acquired from Harris Semiconductor SCHS082C - Revised October 2003

CMOS 8-Bit Priority Encoder

High-Voltage Types (20-Volt Rating)

■ CD4532B consists of combinational logic that encodes the highest priority input (D7-D0) to a 3-bit binary code. The eight inputs, D7 through D0, each have an assigned priority; D7 is the highest priority and D0 is the lowest. The priority encoder is inhibited when the chip-enable input Ei is low. When E₁ is high, the binary representation of the highest-priority input appears on output lines Q2-Q0, and the group select line GS is high to indicate that priority inputs are present. The enable-out (E_O) is high when no priority inputs are present. If any one input is high, EO is low and all cascaded lower-order stages are disabled.

The CD4532B types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (M, M96, MT, and NSR suffixes), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).

Features:


- Converts from 1 of 8 to binary
- Provides cascading feature to handle any number of inputs
- Group select indicates one or more priority inputs
- Standardized, symmetrical output characteristics
- 100% tested for quiescent current at 20 V
- Maximum input current of 1 µA at 18 V over full package temperature range; 100 nA at 18 V and 25°C
- Noise margin (full-package-temperature range):

0.5 V at V_{DD} = 5 V 1.5 V at V_{DD} = 10 V 1.5 V at V_{DD} = 15 V

- 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"

Applications:

- Priority encoder
- Binary or BCD encoder (keyboard encoding)
- Floating point arithmetic



CD4532B Types


RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges.

| Characteristic | Min. | Max | Units |
|---|------|-----|-------|
| Supply Voltage Range (for T _A = | 3 | 18 | V |
| Full Package Temp. Range) | | | |

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (VDD) INPUT VOLTAGE RANGE, ALL INPUTS-0.5V to VDD +0.5V POWER DISSIPATION PER PACKAGE (PD): For T_A = +100°C to +125°C Derate Linearity at 12mW/°C to 200mW DEVICE DISSIPATION PER OUTPUT TRANSISTOR FOR TA = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)........... 100mW OPERATING-TEMPERATURE RANGE (TA)-55°C to +125°C STORAGE TEMPERATURE RANGE (Tstg)-65°C to +150°C LEAD TEMPERATURE (DURING SOLDERING):






Fig. 1 — Typical output low (sink) current




Fig. 2 - Minimum output low (sink) current characteristics.




Fig. 3 — Typical output high (source) current characteristics.

Copyright © 2003, Texas Instruments Incorporated

STATIC ELECTRICAL CHARACTERISTICS

| CHARACTER- | CONE | OITION | IS | LIMI | TS AT | INDICA | TED TE | MPER/ | ATURES | (°C) | UNITS |
|-----------------------------------|----------|--------|-----|-------|-----------------|--------|--------|-------|-------------------|----------------|-------|
| ISTIC | vo | VIN | VDD | | | | | | +25 | | 0 |
| | (V) | (V) | (V) | -55 | -4 0 | +85 | +125 | Min. | Тур. | Max. | |
| Quiescent Device | | 0,5 | 5 | 5 | 5 | 150 | 150 | - | 0.04 | 5 | |
| Current, | _ | 0,10 | 10 | 10 | 10 | 300 | 300 | - | 0.04 | 10 | μА |
| IDD Max. | _ | 0,15 | 15 | 20 | 20 | 600 | 600 | - | 0.04 | 20 | μ^ |
| | | 0,20 | 20 | 100 | 100 | 3000 | 3000 | _ | 0.08 | 100 | |
| Output Low | 0.4 | 0,5 | 5 | 0.64 | 0.61 | 0.42 | 0.36 | 0.51 | 1 | - | |
| (Sink) Current | 0.5 | 0,10 | 10 | 1.6 | 1.5 | 1.1 | 0.9 | 1.3 | 2.6 | | |
| IOL Min. | 1.5 | 0,15 | 15 | 4.2 | 4 | 2.8 | 2.4 | 3.4 | 6.8 | _ | |
| Output High | 4.6 | 0,5 | 5 | -0.64 | -0.61 | -0.42 | -0.36 | -0.51 | -1 | _ | mA |
| (Source) | 2.5 | 0,5 | 5 | -2 | -1.8 | -1.3 | -1.15 | -1.6 | -3.2 | - - | |
| Current, IOH Min. | 9.5 | 0,10 | 10 | -1.6 | -1.5 | -1.1 | -0.9 | -1.3 | -2.6 | - - | |
| TOH WATER | 13.5 | 0,15 | 15 | -4.2 | -4 | -2.8 | -2.4 | -3.4 | -6.8 | | |
| Output Voltage: | _ | 0,5 | 5 | | 0 | .05 | | _ | 0 | 0.05 | |
| Low-Level, VOL Max. | - | 0,10 | 10 | | 0 | .05 | | | 0 | 0.05 | |
| VUL Max. | - | 0,15 | 15 | | 0 | .05 | | - | 0 | 0.05 | l v |
| Output Voltage: | | 0,5 | 5 | | 4 | .95 | | 4.95 | 5 | - | ľ |
| High-Level, | . – | 0,10 | 10 | | 9 | 95 | | 9.95 | 10 | | |
| VOH Min. | _ | 0,15 | 15 | | 14 | 1.95 | | 14.95 | 15 | | |
| Input Low | 0.5, 4.5 | 1 | 5 | | | 1 | | - | | 1.5 | |
| Voltage, V _{IL} Max.* | 1, 9 | - | 10 | | 2 | .5 | | - | _ | 3 | |
| VIL Max. | 1.5,13.5 | _ | 15 | | | 3 | | _ | | 4 | v |
| Input High | 0.5, 4.5 | _ | 5 | | | 4 | | 3.5 | | | ľ |
| Voltage, | 1, 9 | | 10 | | 7 | .5 | | 7 | | | |
| VIH Min. | 1.5,13.5 | _ | 15 | | 1 | 2 | | 11 | _ | _ | |
| Input Current IIN Max. | | 0,18 | 18 | ±0.1 | ±0.1 | ±1 | ±1 | _ | ±10 ⁻⁵ | ±0.1 | μА |

^{*}One input is tested at a time; other inputs should be at V_{DD} or V_{SS} . For testing all inputs at V_{IL} and V_{IH} levels, use 20%/80% V_{DD} .

DYNAMIC ELECTRICAL CHARACTERISTICS at T_A=25°C; C_L=50 pF, Input t_r,t_f= 20 ns, R_L=200 K Ω

| CHARACTERISTIC | TEST CONDITIONS VDD | LIF | UNITS | |
|---|---------------------|------|--------|----|
| | VOLTS | TYP. | MAX. | 1 |
| Propagation Delay Time tpHL, tpLH | 5 | 110 | 220 | |
| E _I to E _O , E _I to GS | 10 | 55 | 55 110 | 1 |
| | 15 | 45 | 85 | 1 |
| | 5 | 170 | 340 | 1 |
| Et to Qm, Dn to GS | 10 | 85 | 170 | ns |
| | 15 | 65 | 125 | 1 |
| | 5 | 220 | 440 | |
| Dn to Q _M | 10 | 110 | 220 | |
| | 15 | 85 | 160 | [|
| | 5 | 100 | 200 | |
| Transition Time tTHL, tTLH | 10 | 50 | 100 | ns |
| | 15 | 40 | 80 | |
| Input Capacitance CIN | Any Input | 5 | 7.5 | pF |




Fig. 4 — Minimum output high (source) current characteristics.




Fig. 5 — Typical propagation delay (Dn to Qm) vs. supply voltage.




Fig. 6 — Typical propagation delay (E₁ to GS, E₁ to E_O) vs. load capacitance.




Fig. 7 — Typical propagation delay (Dn to Qm) vs. load capacitance.




Fig. 8 — CD4532 logic diagram.

TRUTH TABLE

| | | | , | Input | | | | | Output | | | | | |
|----|----|----|----|-------|----|----|----|----|--------|----|----|----|----|--|
| Εį | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | GS | Q2 | Q1 | Q0 | Eo | |
| 0 | Х | Х | Х | Х | Х | X. | Х | X | Ō | 0 | 0 | 0 | 0 | |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | |
| 1 | 1 | Χ. | х | Х | Х | Х | × | Х | 1 | 1 | 1 | 1 | 0 | |
| 1 | 0 | 1 | Х | х | x | Х | × | х | 1 | 1. | 1 | 0 | 0 | |
| 1 | 0 | 0 | 1 | Х | × | Х | × | х | 1 | 1 | 0 | 1 | 0 | |
| 1 | 0 | 0 | 0 | 1 | × | Х | x | Х | 1 | 1 | 0 | 0 | 0 | |
| 1 | 0 | 0 | 0 | 0 | 1 | Х | Х | Х | 1 | 0 | 1 | 1 | 0 | |
| 1 | 0 | 0 | 0 | 0 | 0 | 1 | × | х | 1 | 0 | 1 | 0 | 0 | |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | х | 1 | 0 | 0 | 1 | 0 | |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | |

X = Don't Care Logic 1 \equiv High Logic 0 \equiv Low




Fig.9 – Typical transition time vs. load capacitance.




Fig. 10 — Typical dynamic power dissipation vs. fraquency.




Fig.11 — Dynamic power dissipation test circuit.




Fig. 12 - Quiescent device current test circuit.

CD4532B Types




Fig. 13 - Input voltage test circuit.





Fig. 14 - Input current test circuit.



Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10^{-3}) inch).

Dimensions and pad layout for CD4532BH.





Fig. 15 - 16-level priority encoder.



TRUTH TABLE

| ſ | | | | | In | out | | | | | | | Qui | tput | |
|---|-----|-----|-------|-----|------------|-----|----------------|----|----|----|-----|-----|---------------|------|-----|
| ſ | D9 | D8 | D7 | D6 | D 5 | D4 | D3 | D2 | D1 | DO | GS | σ3. | Q2' | 01' | GO, |
| ſ | 1 | х | х | х | х | Х | х | х | Х | х | 0 | 1 | 0 | 0 | 1 |
| ı | 0 | 1 | x | X | Х | × | X | Х | Х | X | 0 | 1 | 0 | 0 | 0 |
| ľ | 0 | 0 | 1 | х | Х | Х | Х | Х | X | X | 1- | 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 | 1 - | x | х | X | X. | X | х | 1 | 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 | 0 | 1 | X | X | X | Х | Х | 1 | 0 | 1 | 0 | 1 |
| ı | 0 | 0 | 0 | 0 | 0 | _1_ | X | X | Х | Х | 1 1 | 0 | 1 | 0 | 0 |
| I | 0 | 0 | 0 | 0 | 0 | 0 | 1 | Х | Х | Х | 1 | 0. | 0 | 1 | 1 |
| ł | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | Х | х | 1 | - 0 | 0 | 1 | 0 |
| ١ | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | х | 1 | 0 | 0 | 0 | 1 |
| ı | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 |
| | X = | Don | 't Ca | re | | | Logic 1 ≡ High | | | | | | Logic 0 ≡ Low | | |

Fig.16 - 0-to-9 keyboard encoder.

www.ti.com 29-May-2025

PACKAGING INFORMATION

| Orderable part number | Status | Material type | Package Pins | Package qty Carrier | RoHS | Lead finish/ | MSL rating/ | Op temp (°C) | Part marking |
|-----------------------|----------|---------------|-----------------|-----------------------|------|---------------|--------------------|--------------|--------------|
| | (1) | (2) | | | (3) | Ball material | Peak reflow | | (6) |
| | | | | | | (4) | (5) | | |
| CD4532BE | Active | Production | PDIP (N) 16 | 25 TUBE | Yes | NIPDAU | N/A for Pkg Type | -55 to 125 | CD4532BE |
| CD4532BE.A | Active | Production | PDIP (N) 16 | 25 TUBE | Yes | NIPDAU | N/A for Pkg Type | -55 to 125 | CD4532BE |
| CD4532BEE4 | Active | Production | PDIP (N) 16 | 25 TUBE | Yes | NIPDAU | N/A for Pkg Type | -55 to 125 | CD4532BE |
| CD4532BF3A | Active | Production | CDIP (J) 16 | 25 TUBE | No | SNPB | N/A for Pkg Type | -55 to 125 | CD4532BF3A |
| CD4532BF3A.A | Active | Production | CDIP (J) 16 | 25 TUBE | No | SNPB | N/A for Pkg Type | -55 to 125 | CD4532BF3A |
| CD4532BM | Obsolete | Production | SOIC (D) 16 | - | - | Call TI | Call TI | -55 to 125 | CD4532BM |
| CD4532BM96 | Active | Production | SOIC (D) 16 | 2500 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -55 to 125 | CD4532BM |
| CD4532BM96.A | Active | Production | SOIC (D) 16 | 2500 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -55 to 125 | CD4532BM |
| CD4532BNSR | Active | Production | SOP (NS) 16 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -55 to 125 | CD4532B |
| CD4532BNSR.A | Active | Production | SOP (NS) 16 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -55 to 125 | CD4532B |
| CD4532BPWR | Active | Production | TSSOP (PW) 16 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -55 to 125 | CM532B |
| CD4532BPWR.A | Active | Production | TSSOP (PW) 16 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -55 to 125 | CM532B |

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE OPTION ADDENDUM

www.ti.com 29-May-2025

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF CD4532B, CD4532B-MIL:

Catalog: CD4532B

Military: CD4532B-MIL

NOTE: Qualified Version Definitions:


- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025

TAPE AND REEL INFORMATION





| A0 | Dimension designed to accommodate the component width |
|----|---|
| В0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| CD4532BM96 | SOIC | D | 16 | 2500 | 330.0 | 16.4 | 6.5 | 10.3 | 2.1 | 8.0 | 16.0 | Q1 |
| CD4532BNSR | SOP | NS | 16 | 2000 | 330.0 | 16.4 | 8.1 | 10.4 | 2.5 | 12.0 | 16.0 | Q1 |
| CD4532BPWR | TSSOP | PW | 16 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |

www.ti.com 24-Jul-2025



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|------------|--------------|-----------------|------|------|-------------|------------|-------------|
| CD4532BM96 | SOIC | D | 16 | 2500 | 353.0 | 353.0 | 32.0 |
| CD4532BNSR | SOP | NS | 16 | 2000 | 353.0 | 353.0 | 32.0 |
| CD4532BPWR | TSSOP | PW | 16 | 2000 | 353.0 | 353.0 | 32.0 |

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025

TUBE



*All dimensions are nominal

| 7 til dillionolorio aro nominal | | | | | | | | |
|---------------------------------|--------------|--------------|------|-----|--------|--------|--------|--------|
| Device | Package Name | Package Type | Pins | SPQ | L (mm) | W (mm) | T (µm) | B (mm) |
| CD4532BE | N | PDIP | 16 | 25 | 506 | 13.97 | 11230 | 4.32 |
| CD4532BE | N | PDIP | 16 | 25 | 506 | 13.97 | 11230 | 4.32 |
| CD4532BE.A | N | PDIP | 16 | 25 | 506 | 13.97 | 11230 | 4.32 |
| CD4532BE.A | N | PDIP | 16 | 25 | 506 | 13.97 | 11230 | 4.32 |
| CD4532BEE4 | N | PDIP | 16 | 25 | 506 | 13.97 | 11230 | 4.32 |
| CD4532BEE4 | N | PDIP | 16 | 25 | 506 | 13.97 | 11230 | 4.32 |

D (R-PDS0-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.



SMALL OUTLINE PACKAGE



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





SOP



- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.



SOF



NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOF



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated