

CD4066B-Q1 SCHS383 - APRIL 2011

CMOS QUAD BILATERAL SWITCH

Check for Samples: CD4066B-Q1

FEATURES


- Qualified for Automotive Applications
- 15-V Digital or ±7.5-V Peak-to-Peak Switching
- 125-Ω Typical On-State Resistance for 15-V Operation
- Switch On-State Resistance Matched to Within 5 Ω Over 15-V Signal-Input Range
- On-State Resistance Flat Over Full Peak-to-Peak Signal Range
- High On/Off Output-Voltage Ratio: 80 dB Typical at f_{is} = 10 kHz, R_L = 1 k Ω
- High Degree of Linearity: <0.5% Distortion Typical at $f_{is} = 1$ kHz, $V_{is} = 5$ V p-p, $V_{DD} - V_{SS} \ge 10$ V, $R_L = 10$ k Ω
- Extremely Low Off-State Switch Leakage, Resulting in Very Low Offset Current and High Effective Off-State Resistance: 10 pA Typical at $V_{DD} - V_{SS} = 10$ V, $T_A = 25^{\circ}$ C
- Extremely High Control Input Impedance (Control Circuit Isolated From Signal Circuit): 10¹² Ω Typical
- Low Crosstalk Between Switches: –50 dB Typical at f_{is} = 8 MHz, R_L = 1 k Ω
- Matched Control-Input to Signal-Output Capacitance: Reduces Output Signal Transients
- Frequency Response, Switch On = 40 MHz Typical
- 100% Tested for Quiescent Current at 20 V

DESCRIPTION/ORDERING INFORMATION

- 5-V, 10-V, and 15-V Parametric Ratings
- Latch-Up Exceeds 100mA per JESD78 Class I
- Meets All Requirements of JEDEC Tentative Standard No. 13-B, *Standard Specifications for Description of "B" Series CMOS Devices*

APPLICATIONS

- Analog Signal Switching/Multiplexing: Signal Gating, Modulator, Squelch Control, Demodulator, Chopper, Commutating Switch
- Digital Signal Switching/Multiplexing
- Transmission-Gate Logic Implementation
- Analog-to-Digital and Digital-to-Analog Conversion
- Digital Control of Frequency, Impedance, Phase, and Analog-Signal Gain



The CD4066B-Q1 is a quad bilateral switch intended for the transmission or multiplexing of analog or digital signals. It is pin-for-pin compatible with the CD4016B, but exhibits a much lower on-state resistance. In addition, the on-state resistance is relatively constant over the full signal-input range.

The CD4066B-Q1 consists of four bilateral switches, each with independent controls. Both the p and the n devices in a given switch are biased on or off simultaneously by the control signal. As shown in Figure 1, the well of the n-channel device on each switch is tied to either the input (when the switch is on) or to VSS (when the switch is off). This configuration eliminates the variation of the switch-transistor threshold voltage with input signal and, thus, keeps the on-state resistance low over the full operating-signal range.

The advantages over single-channel switches include peak input-signal voltage swings equal to the full supply voltage and more constant on-state impedance over the input-signal range. However, for sample-and-hold applications, the CD4016B is recommended.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

CD4066B-Q1

SCHS383 - APRIL 2011


AS TRUMENTS

www.ti.com



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION									
T _A	PAC	AGE	ORDERABLE PART NUMBER	TOP-SIDE MARKING					
–40°C to 125°C	SOIC – D	Reel of 2500	CD4066BQDRQ1	CD4066BQ					



[†] All control inputs are protected by the CMOS protection network.

- NOTES: A.All p substrates are connected to V _{DD}. B. Normal operation control-line biasing: switch on (logic 1), $V_C = V_{DD}$; switch off (logic 0), $V_C = V_{SS}$ C. Signal-level range: $V_{SS} \le V_{DD}$

Figure 1. Schematic Diagram of One-of-Four Identical Switches and Associated Control Circuitry



ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted) ⁽¹⁾

		VALUE	UNIT
DC supply-voltage range, V _{DD} (voltages	s referenced to V _{SS} terminal)	-0.5 to 20	V
Input voltage range, V _{is} (all inputs)		–0.5 to V _{DD} + 0.5	V
DC input current, IIN (any one input)		±10	mA
Package thermal impedance, $\theta_{JA}^{(2)}$	D package	86	°C/W
	Human-Body Model (HBM)	500	
ESD Electrostatic discharge ⁽³⁾	Machine Model (MM)	150	V
	Field_Induced_Charged Device Model (CDM)	1000	
Lead temperature (during soldering): At	265	°C	
Storage temperature range, T _{stg}		-65 to 150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating" conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

The package thermal impedance is calculated in accordance with JESD 51-7. (2)

(3) Tested in accordance with AEC-Q100.

THERMAL INFORMATION

		CD4066B-Q1	
	THERMAL METRIC ⁽¹⁾	D PACKAGE	UNITS
		14 PINS	
θ_{JA}	Junction-to-ambient thermal resistance	92.4	
θ _{JCtop}	Junction-to-case (top) thermal resistance	52.5	
θ_{JB}	Junction-to-board thermal resistance	46.7	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	46.4	C/W
Ψ_{JB}	Junction-to-board characterization parameter	46.4	
θ_{JCbot}	Junction-to-case (bottom) thermal resistance	N/A	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

RECOMMENDED OPERATING CONDITIONS

		MIN	MAX	UNIT
V _{DD}	Supply voltage	3	18	V
T _A	Operating free-air temperature	-40	125	°C

SCHS383 - APRIL 2011

www.ti.com

Texas Instruments

ELECTRICAL CHARACTERISTICS

over operating free-air temperature range (unless otherwise noted)

					LIMITS AT IN	NDICATED TEMP	ERATURE	S		
	PARAMETER	TEST CONDITIONS	V _{IN} (V)	V _{DD}	–40°C	125°C	25	-	UNIT	
				(V)			TYP	MAX	٢	
	Quiescent device current		0.5	5	0.25	7.5	0.01	0.25		
1			0.10	10	0.5	15	0.01	0.5	μA	
DD			0.15	15	1	30	0.01	1	μΑ	
			0.20	20	5	150	0.02	5		
SIGN	AL INPUTS (Vis) AND OUTPUT	TS (V _{os})								
		$V_{\rm C} = V_{\rm DD}, R_{\rm L} = 10 \text{ k}\Omega \text{ returned}$		5	850	1300	470	1050		
-	On-state resistance (max)			10	330	550	180	400	Ω	
on	On-state resistance (max)	to $\frac{V_{DD} - V_{SS}}{V_{is} = V_{SS} c V_{DD}}$,		15	210	320	125	240	Ω	
Δr _{on} diffe	On-state resistance			5			15			
	difference between any two switches	$R_L = 10 \ k\Omega, \ V_C = V_{DD}$		10 15			10		Ω	
	Switches						5			
THD	Total harmonic distortion	$ \begin{array}{l} V_C = V_{DD} = 5 \ V, \ V_{SS} = -5 \ V, \\ V_{is(p-p)} = 5 \ V \ (sine \ wave \ centered \ on \ 0 \ V), \\ R_L = 10 \ k\Omega, \ f_{is} = 1\text{-}kHz \ sine \ wave \end{array} $					0.4%			
	3-dB cutoff frequency (switch on)	$\label{eq:V_C} \begin{array}{l} V_{C} = V_{DD} = 5 \ V, \ V_{SS} = -5 \ V, \ V_{is(p \cdot p)} = 5 \ V \\ (sine \ wave \ centered \ on \ 0 \ V), \ R_{L} = 1 \ k\Omega \end{array}$					40		MHz	
	–50-dB feedthrough frequency (switch off)	$\label{eq:V_C} \begin{array}{l} V_C = V_{SS} = -5 \ V, \ V_{i_S(p\text{-}p)} = 5 \ V \\ (\text{sine wave centered on 0 V}), \ R_L = 1 \ k\Omega \end{array}$					1		MHz	
l _{is}	Input/output leakage current (switch off) (max)	V_{C} = 0 V, V_{is} = 18 V, V_{os} = 0 V; and V_{C} = 0 V_{is} = 0 V, V_{os} = 18 V	V,	18	±0.1	±1	±10 ⁻⁵	±0.1	μA	
	-50-dB crosstalk frequency						8		MHz	
		$R_1 = 200 \text{ k}\Omega, V_C = V_{DD}, V_{SS} = GND,$		5			20	40		
pd	Propagation delay (signal input to signal output)	(signal $C = 50 \text{ pE} V = 10 V$		10			10	20	ns	
	input to signal output)	(square wave centered on 5 V), $t_{\rm r},t_{\rm f}$ = 20 n	s	15			7	15		
Cis	Input capacitance	$V_{DD} = 5 V, V_{C} = V_{SS} = -5 V$					8		pF	
Cos	Output capacitance	$V_{DD} = 5 V, V_{C} = V_{SS} = -5 V$					8		pF	
Cios	Feedthrough	$V_{DD} = 5 V, V_C = V_{SS} = -5 V$					0.5		pF	



ELECTRICAL CHARACTERISTICS (continued)


over operating free-air temperature range (unless otherwise noted)


					LIMITS AT I	NDICATED TEMP	ERATURE	S	
	DADAMETER	PARAMETER TEST CONDITIONS		V _{DD}	1000	405%0	25°C		UNIT
	PARAMETER	TEST CONDITIONS	(Ÿ)	(V)	–40°C	125°C	TYP	MAX	
CONT	ROL (V _c)								
				5	1	1		1	
V _{ILC}	Control input, low voltage (max)	$ I_{is} < 10 \text{ mA}, V_{is} = V_{SS}, V_{OS} = V_{DD}$, and $V_{is} = V_{DD}, V_{OS} = V_{SS}$		10	2	2		2	V
	($v_{is} = v_{DD}, v_{OS} = v_{SS}$		15	2	2		2	
				5		3.5 (MIN)			
VIHC Control inp	Control input, low voltage	See Figure 6		10	7 (MIN)				V
				15	11 (MIN)				
I _{IN}	Input current (max)	$V_{is} \le V_{DD}, V_{DD} - V_{SS} = 18 \text{ V}, V_{CC} \le V_{DD} - V_{SS}$	ss	18	±0.1	±1	±10 ⁻⁵	±0.1	μA
	Crosstalk (control input to signal output)	V_{C} = 10 V (square wave), t _r , t _f = 20 ns, R _L = 10 k Ω		10			50		mW
				5			35	70	
	Turn-on and turn-off propagation delay	$V_{IN} = V_{DD}$, t _r , t _f = 20 ns, C ₁ = 50 pF, R ₁ = 1 k Ω		10			20	40	ns
P	propagation delay	$O_{L} = 30 \text{ pr}, $		15			15	30	
		$V_{is} = V_{DD}$, $V_{SS} = GND$, $R_L = 1 \text{ k}\Omega$ to GND,		5			6		
	Maximum control input	$C_L = 50 \text{ pF}, V_C = 10 \text{ V}$ (square wave		10			9		MHz
	repetition rate	centered on 5 V), t_r , $t_f = 20$ ns, V _{os} = 1/2 V _{os} at 1 kHz		15			9.5		
Ci	Input capacitance						5		pF

SWITCHING CHARACTERISTICS

		SW	ITCH INPUT		SWITCH	OUTPUT,
V _{DD} (V)	V _{is}		l _{is} (mA)	V _{os} (V)		
(•)	(V)	–40°C	25°C	125°C	MIN	MAX
5	0	0.61	0.51	0.36		0.4
5	5	-0.61	-0.51	-0.36	4.6	
10	0	1.5	1.3	0.9		
10	10	-1.6	-1.3	-0.9		
15	0	4	3.4	2.4		1.5
15	15	-4	-3.4	-2.4	13.5	

CD4066B-Q1 SCHS383 - APRIL 2011





www.ti.com








Figure 8.


Figure 9.

CD4066B-Q1 SCHS383 - APRIL 2011

TEXAS INSTRUMENTS


www.ti.com

TYPICAL CHARACTERISTICS (continued)



Measured on Boonton capacitance bridge, model 75a (1 MHz); test-fixture capacitance nulled out.


Figure 10. Typical On Characteristics for One of Four Channels



92CS-30923

All unused terminals are connected to V_{SS}.


Figure 12. Propagation Delay Time Signal Input (V_{is}) to Signal Output (V_{os})



92CS-30922


All unused terminals are connected to V_{SS}.

Figure 11. Off-Switch Input or Output Leakage



3 All unused terminals are connected to V_{SS}.

Figure 13. Crosstalk-Control Input to Signal Output



92CS-30925


NOTES: A.All unused terminals are connected to V $_{\rm SS}$.


B. Delay is measured at V_{os} level of +10% from ground (turn-on) or on-state output level (turn-off).

Figure 14. Propagation Delay, t_{PLH}, t_{PHL} Control-Signal Output










All unused terminals are connected to $\ensuremath{\mathsf{V}_{\text{SS}}}$.

92CS-30925

Figure 15. Maximum Allowable Control-Input Repetition Rate




Measure inputs sequentially to both V_{DD} and V_{SS} . Connect all unused inputs to either V_{DD} or V_{SS} . Measure control inputs only.

Figure 16. Input Leakage-Current Test Circuit

NSTRUMENTS

Texas



TYPICAL CHARACTERISTICS (continued)

Figure 17. Four-Channel PAM Multiplex System Diagram




Figure 18. Bidirectional Signal Transmission Via Digital Control Logic



APPLICATION INFORMATION

In applications that employ separate power sources to drive V_{DD} and the signal inputs, the V_{DD} current capability should exceed V_{DD}/R_L (R_L = effective external load of the four CD4066B-Q1 bilateral switches). This provision avoids any permanent current flow or clamp action on the V_{DD} supply when power is applied or removed from the CD4066B-Q1.

In certain applications, the external load-resistor current can include both V_{DD} and signal-line components. To avoid drawing V_{DD} current when switch current flows into terminals 1, 4, 8, or 11, the voltage drop across the bidirectional switch must not exceed 0.8 V (calculated from r_{on} values shown).

No V_{DD} current will flow through R_L if the switch current flows into terminals 2, 3, 9, or 10.



PACKAGING INFORMATION

Orderable part number	Status (1)	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
CD4066BQDRQ1	NRND	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CD4066BQ
CD4066BQDRQ1.A	NRND	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CD4066BQ

⁽¹⁾ **Status:** For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF CD4066B-Q1 :

Catalog : CD4066B



23-May-2025

• Military : CD4066B-MIL

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

• Military - QML certified for Military and Defense Applications

D0014A



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.



D0014A

EXAMPLE BOARD LAYOUT

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



D0014A

EXAMPLE STENCIL DESIGN

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated