

## BUF802 宽带宽、2.3 nV/√Hz、高输入阻抗缓冲器

### 1 特性

- 大信号带宽 (1V<sub>PP</sub>) : 3.1 GHz
- 压摆率 : 7000 V/μs
- 输入电压噪声 : 2.3 nV/√Hz
- 1% 稳定时间 : 0.7 ns
- 输入阻抗 : 50 GΩ || 2.4 pF
- 能够驱动 50 Ω 负载
- 可调静态电流, 用于功率和性能权衡
- 具有快速过驱恢复功能的集成输入和输出钳位
- 电压电源 : ±4.5V 至 ±6.5V

### 2 应用

- 示波器前端
- 高频数据采集
- 高输入阻抗和高压摆率 T&M 系统
- 示波器编码器和前端附加卡
- 有源探头
- 无损检验 (NDT)

### 3 说明

BUF802 器件是一款具有 JFET 输入级的开环、单位增益缓冲器, 能够为数据采集系统 (DAQ) 前端提供低噪声、高阻抗缓冲。BUF802 支持直流至 3.1 GHz 的带宽, 同时在整个频率范围内提供出色的失真和噪声性能。


BUF802 可在需要更高精度性能的应用中与精密放大器一同用于复合环路。BUF802 采用创新架构来简化高精度、宽带宽复合环路的设计。

BUF802 具有可调静态电流引脚, 让设计人员能够以带宽和失真来换取较低的静态电流, 因此适用于宽频率范围。BUF802 具有集成的输入和输出钳位, 能够保护器件及其后续信号链免受过驱电压的影响。


#### 器件信息<sup>(1)</sup>

器件型号	封装	封装尺寸 (标称值)
BUF802	VQFN (16)	3.00mm × 3.00mm

- (1) 如需了解所有可用封装, 请参阅数据表末尾的可订购产品附录。



阻抗变换电路：使用 BUF802



瞬态响应



## Table of Contents


<b>1 特性</b> .....	<b>1</b>	8.3 Feature Description.....	<b>17</b>
<b>2 应用</b> .....	<b>1</b>	8.4 Device Functional Modes.....	<b>20</b>
<b>3 说明</b> .....	<b>1</b>	<b>9 Application and Implementation</b> .....	<b>23</b>
<b>4 Revision History</b> .....	<b>2</b>	9.1 Application Information.....	<b>23</b>
<b>5 Pin Configuration and Functions</b> .....	<b>3</b>	9.2 Typical Application.....	<b>23</b>
<b>6 Specifications</b> .....	<b>4</b>	<b>10 Power Supply Recommendations</b> .....	<b>28</b>
6.1 Absolute Maximum Ratings.....	<b>4</b>	<b>11 Layout</b> .....	<b>28</b>
6.2 ESD Ratings.....	<b>4</b>	11.1 Layout Guidelines.....	<b>28</b>
6.3 Recommended Operating Conditions.....	<b>4</b>	11.2 Layout Example.....	<b>29</b>
6.4 Thermal Information.....	<b>4</b>	<b>12 Device and Documentation Support</b> .....	<b>31</b>
6.5 Electrical Characteristics: Wide Bandwidth Mode.....	<b>6</b>	12.1 Documentation Support.....	<b>31</b>
6.6 Electrical Characteristics: Low Quiescent Current Mode.....	<b>8</b>	12.2 接收文档更新通知.....	<b>31</b>
6.7 Typical Characteristics.....	<b>9</b>	12.3 支持资源.....	<b>31</b>
<b>7 Parameter Measurement Information</b> .....	<b>15</b>	12.4 Trademarks.....	<b>31</b>
<b>8 Detailed Description</b> .....	<b>16</b>	12.5 Electrostatic Discharge Caution.....	<b>31</b>
8.1 Overview.....	<b>16</b>	12.6 术语表.....	<b>31</b>
8.2 Functional Block Diagram.....	<b>16</b>	<b>13 Mechanical, Packaging, and Orderable Information</b> .....	<b>31</b>

## 4 Revision History

注：以前版本的页码可能与当前版本的页码不同

<b>Changes from Revision B (February 2022) to Revision C (March 2022)</b> .....	<b>Page</b>
• Relaxed DC Gain specifications.....	<b>6</b>
• Relaxed DC Gain specifications.....	<b>8</b>
<b>Changes from Revision A (December 2021) to Revision B (February 2022)</b> .....	<b>Page</b>
• Updated the <i>Application and Implementation</i> section.....	<b>25</b>
<b>Changes from Revision * (June 2021) to Revision A (December 2021)</b> .....	<b>Page</b>
• 将数据表的状态从 <i>预告信息</i> 更改为 <i>量产数据</i> .....	<b>1</b>

## 5 Pin Configuration and Functions



**图 5-1. RGT Package, 16-Pin VQFN  
(Top View and Bottom View)**

**表 5-1. Pin Functions**

PIN		TYPE <sup>(4)</sup>	Operating Mode <sup>(1) (2)</sup>	DESCRIPTION
NAME	NO.			
Aux_Bias	6	P	CL	Connect to $V_{S-}$ to enable control of OUT through the In_Aux.
CLH	15	I	BF, CL	Input pin for setting positive clamp voltage
CLL	14	I	BF, CL	Input pin for setting negative clamp voltage
IN	2	I	BF, CL	Signal input
In_Aux	4	I	CL	Auxiliary input for controlling OUT through an external amplifier.
In_Bias	3	I	CL	JFET biasing pin
NC	16, 13, 9	—	—	Do not connect.
OUT	11	O	BF, CL	Signal output
R_Bias	7	I	BF, CL	Output stage bias current setting pin
$V_{S+}$	1	P	BF, CL	Positive power supply connection for Input Stage.
$V_{S-}$	5, 8	P	BF, CL	Negative power supply connection for Input Stage. Pin 5 and Pin 8 are internally shorted.
$V_{SO+}$ <sup>(3)</sup>	12	P	BF, CL	Positive power supply connection for Output Stage.
$V_{SO-}$ <sup>(3)</sup>	10	P	BF, CL	Negative power supply connection for Output Stage.
Thermal Pad		—	—	The thermal pad is electrically isolated from the die and pins. Connect the thermal pad to any potential.

- (1) See 节 8.4 for more information on *Buffer Mode (BF)* and *Composite Loop Mode (CL)* functional modes.  
(2) Pins specified as CL should only be used when operating in *Composite Loop Mode* and left floating when operating in *Buffer Mode*.  
(3)  $V_{SO}$  and  $V_S$  should be tied to the same potential since they are internally connected to each other through back-to-back diodes.  
(4) I = input, O = output, P = power, NC = no connect.

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
$V_S = (V_{S+}) - (V_{S-})$	Supply voltage <sup>(2)</sup>		14	V
$V_{SO} = (V_{SO+}) - (V_{SO-})$				
	Maximum $dV_S/dT$ for supply turn-on and turn-off		0.1	V/ $\mu$ s
IN	Input	$(V_{S+})$ to $(V_{S-}) - 0.5$		V
CLH	Positive Clamp	Mid-supply	$V_{S+}$	
CLL	Negative Clamp	$V_{S-}$	Mid-supply	V
	Input Clamp Diode		100	mA
$T_J$	Junction temperature		150	°C
$T_{stg}$	Storage temperature	- 65	150	°C

- (1) Operation outside the *Absolute Maximum Ratings* may cause permanent device damage. Absolute maximum ratings do not imply functional operation of the device at these or any other conditions beyond those listed under *Recommended Operating Conditions*. If briefly operating outside the *Recommended Operating Conditions* but within the *Absolute Maximum Ratings*, the device may not sustain damage, but it may not be fully functional. Operating the device in this manner may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2)  $V_{SO}$  and  $V_S$  should be tied to the same potential.  $V_{SO}$  and  $V_S$  are internally connected to each other through back to back diodes.

### 6.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±1000	V
		Charged device model (CDM), per ANSI/ESDA/JEDEC JS-002 <sup>(2)</sup>	±500	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
$V_S = (V_{S+}) - (V_{S-})$ <sup>(1)</sup>	Dual Supply voltage	±4.5	±5	±6.5	V
	Single Supply voltage	9	10	13	V
$T_A$	Ambient temperature	- 40	25	85	°C

- (1) BUF802 can be used with any possible combination of  $V_{S+}$  and  $V_{S-}$ , provided the recommended operating condition is not exceeded

### 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		BUF802	UNIT
		RGT (VQFN)	
		16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	53	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	61	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	27	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	2.7	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	27	°C/W

THERMAL METRIC <sup>(1)</sup>		BUF802	UNIT
		RGT (VQFN)	
		16 PINS	
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	13	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

## 6.5 Electrical Characteristics: Wide Bandwidth Mode

at  $T_A = 25^\circ\text{C}$ ,  $V_S = \pm 6\text{V}$ ,  $R_L = 100\ \Omega \parallel 400\ \text{fF}$ ,  $R_S = 25\ \Omega$ ,  $V_{\text{OCM}} = 0\text{V}$  (mid-supply), CLH and CLL tied to  $V_{S+}$  and  $V_{S-}$  respectively, Wide Bandwidth Mode unless otherwise specified ( $R_{\text{Bias}} = 17.8\ \text{k}\Omega$ )

PARAMETER		Test Condition		MIN	TYP	MAX	UNIT
AC PERFORMANCE							
SSBW	Small-Signal Bandwidth	V <sub>OUT</sub> = 100 mV <sub>PP</sub>		3.1			GHz
LSBW	Large-Signal Bandwidth	V <sub>OUT</sub> = 1 V <sub>PP</sub>		3.1			
		V <sub>OUT</sub> = 2 V <sub>PP</sub>		1.6			
	Bandwidth for 0.1 dB flatness	V <sub>OUT</sub> = 1 V <sub>PP</sub>	R <sub>L</sub> = 50 Ω	0.6			
	Bandwidth for -1 dB flatness			1.8			
	Bandwidth for -2 dB flatness			2.4			
SR	Slew rate	V <sub>OUT</sub> = 1.2-V step, V <sub>IN</sub> -SR = 13000 V/μs		7000			V/μs
	Rise and fall time	V <sub>OUT</sub> = 1.2-V step (10% to 90%)		0.16			ns
		V <sub>OUT</sub> = 0.25-V step (10% to 90%)		0.15			
	Settling time to 0.1%	V <sub>OUT</sub> = 1.2-V step, V <sub>IN</sub> -SR = 13000 V/μs		1.3			ns
	0.7						
e <sub>n</sub>	Voltage noise	1/f corner		18			kHz
		f = 100 MHz in <i>BF Mode</i> and <i>CL Mode</i>		2.3			nV/ √ Hz
i <sub>n</sub>	Current noise	f = 10 kHz		1.5			pA/ √ Hz
HD2/HD3	Harmonic distortion	V <sub>OUT</sub> = 2 V <sub>PP</sub>	f = 500 MHz	- 68/ - 58			dBc
		V <sub>OUT</sub> = 1 V <sub>PP</sub>	f = 1 GHz	- 55/ - 59			
			f = 2 GHz	- 45/ - 49			
			f = 2 GHz, R <sub>L</sub> = 50 Ω	- 43/ - 41			
DC PERFORMANCE							
V <sub>OS</sub>	Input offset voltage	V <sub>OUT</sub> - V <sub>IN</sub>		- 600 - 800			mV
		T <sub>A</sub> = - 40°C to 85°C		- 900			
dV <sub>OS</sub> /dT	Input offset voltage drift	T <sub>A</sub> = - 40°C to 85°C		±700 ±1330			μV/°C
I <sub>B</sub>	Input bias current			3 25			pA
		T <sub>A</sub> = - 40°C to 85°C		220			
I <sub>AB</sub>	Auxiliary Input bias current			44 140			μA
		T <sub>A</sub> = - 40°C to 85°C		200			
G	DC Gain	V <sub>OUT</sub> = ± 0.5 V	R <sub>L</sub> = 200 Ω	0.97	0.978	0.99	V/V
			R <sub>L</sub> = 100 Ω	0.96	0.971	0.98	
			R <sub>L</sub> = 50 Ω	0.95	0.961	0.97	
		V <sub>OUT</sub> = ± 0.5 V , T <sub>A</sub> = - 40°C to 85°C	R <sub>L</sub> = 200 Ω	0.97		0.99	
			R <sub>L</sub> = 100 Ω	0.96		0.98	
			R <sub>L</sub> = 50 Ω	0.94		0.97	

## 6.5 Electrical Characteristics: Wide Bandwidth Mode (continued)

at  $T_A = 25^\circ\text{C}$ ,  $V_S = \pm 6\text{V}$ ,  $R_L = 100\ \Omega \parallel 400\ \text{fF}$ ,  $R_S = 25\ \Omega$ ,  $V_{\text{OCM}} = 0\text{V}$  (mid-supply), CLH and CLL tied to  $V_{S+}$  and  $V_{S-}$  respectively, Wide Bandwidth Mode unless otherwise specified ( $R_{\text{Bias}} = 17.8\ \text{k}\Omega$ )

PARAMETER		Test Condition		MIN	TYP	MAX	UNIT
INPUT							
Z <sub>IN</sub>	Input impedance	f = 100 MHz		50    2.4		G Ω    pF	
	Input Clamp current rating	Continuous Current Rating		100		mA	
	V <sub>CLH</sub> range <sup>(1)</sup>			0	V <sub>S+</sub>	V	
	V <sub>CLL</sub> range <sup>(1)</sup>			V <sub>S-</sub>	0		
	CLH Clamping Time	Time taken to clamp V <sub>OUT</sub> to V <sub>CLH</sub> during overdrive		0.2		nsec	
	CLL Clamping Time	Time taken to clamp V <sub>OUT</sub> to V <sub>CLL</sub> during overdrive		0.2			
	Input Voltage Range	THD = - 40 dBc	f = 500 MHz	4.5		V <sub>PP</sub>	
			f = 1 GHz	2.1			
			f = 2 GHz	1.2			
OUTPUT							
	Output Swing	T <sub>A</sub> = 25°C	V <sub>S+</sub> - 1.9		V		
			V <sub>S-</sub> + 3.4				
		T <sub>A</sub> = - 40°C to 85°C	V <sub>S+</sub> - 2.0				
			V <sub>S-</sub> + 3.4				
Z <sub>O</sub>	Output impedance	f = 100 MHz		1.2		Ω	
AUXILIARY INPUT							
G <sub>AUX</sub>	V <sub>OUT</sub> to In_Aux Gain			0.18	0.26	V/V	
			T <sub>A</sub> = - 40°C to 85°C	0.23		V/V	
	Default voltage at In_Aux			V <sub>S-</sub> + 2.3	V <sub>S-</sub> + 3	V <sub>S-</sub> + 3.8	V
	In_Aux Input Voltage Range			V <sub>S-</sub> + 1.0		V <sub>S-</sub> + 5.0	V
	V <sub>OUT</sub> to In_Aux Bandwidth			800		MHz	
	RHF	Resistance between In_Bias to JFET source		100		kΩ	
POWER SUPPLY							
V <sub>S</sub>	Operating voltage range			±4.5	±6.5	V	
I <sub>Q</sub>	Quiescent current	I <sub>OUT</sub> = 0 (R <sub>bias</sub> = 17.8 kΩ)		34	37	mA	
			T <sub>A</sub> = - 40°C to 85°C	35.5			
			CL Mode enabled	36 40			
PSRR	Power-supply rejection ratio	PSRR at 100 kHz on V <sub>S+</sub>		49		dB	
		PSRR at 100 kHz on V <sub>S-</sub>		38			

- (1) The 0-V limits are for bipolar and balanced power supplies. For other supply configurations mid-supply will set the minimum limit for  $V_{\text{CLH}}$  and maximum limit for  $V_{\text{CLL}}$

## 6.6 Electrical Characteristics: Low Quiescent Current Mode

at  $T_A = 25^\circ\text{C}$ ,  $V_S = \pm 6\text{ V}$ ,  $R_L = 100\ \Omega \parallel 400\text{ fF}$ ,  $R_S = 25\ \Omega$ ,  $V_{OCM} = 0\text{ V}$  (mid-supply), CLH and CLL tied to  $V_{S+}$  and  $V_{S-}$  respectively, Low Quiescent Current Mode unless otherwise specified ( $R_{\text{Bias}} = 35.7\text{ k}\Omega$ )

PARAMETER		Test Condition		MIN	TYP	MAX	UNIT
AC PERFORMANCE							
SSBW	Small-Signal Bandwidth	V <sub>OUT</sub> = 100 mV <sub>PP</sub>		2.6		GHz	
LSBW	Large-Signal Bandwidth	V <sub>OUT</sub> = 1 V <sub>PP</sub>		2			
		V <sub>OUT</sub> = 2 V <sub>PP</sub>		0.7			
	Bandwidth for 0.1 dB flatness	V <sub>OUT</sub> = 1 V <sub>PP</sub>		0.45			
	Bandwidth for -1 dB flatness			1.4			
SR	Slew rate	V <sub>OUT</sub> = 1.2-V step, V <sub>IN-SR</sub> = 13000 V/μs		5500		V/μs	
	Rise and fall time	V <sub>OUT</sub> = 1.2-V step (10% to 90%)		0.3		ns	
		V <sub>OUT</sub> = 0.25-V step (10% to 90%)		0.16			
	Settling time to 0.1%	V <sub>OUT</sub> = 1.2-V step, V <sub>IN-SR</sub> = 13000 V/μs		1.4		ns	
	Settling time to 1%			0.8			
e <sub>n</sub>	Voltage noise	1/f corner		10		kHz	
		f = 100 MHz		2.2		nV/ √ Hz	
i <sub>n</sub>	Current noise	f = 10 kHz		1.5		pA/ √ Hz	
HD2/HD3	Harmonic distortion	V <sub>OUT</sub> = 2 V <sub>PP</sub>	f = 500 MHz	- 35/ - 32		dBc	
		V <sub>OUT</sub> = 1 V <sub>PP</sub>	f = 100 MHz	- 80/ - 77			
				f = 500 MHz	- 56/ - 54		
DC PERFORMANCE							
G	DC Gain	V <sub>OUT</sub> = ± 0.5 V	R <sub>L</sub> = 200 Ω	0.96	0.975	0.99	V/V
			R <sub>L</sub> = 100 Ω	0.95	0.963	0.98	
		V <sub>OUT</sub> = ± 0.5 V ,T <sub>A</sub> = - 40℃ to 85℃	R <sub>L</sub> = 200 Ω	0.96		0.99	
			R <sub>L</sub> = 100 Ω	0.95		0.98	
INPUT							
	CLH Clamping Time	Time taken to clamp V <sub>OUT</sub> to V <sub>CLH</sub> during overdrive		0.3		nsec	
	CLL Clamping Time	Time taken to clamp V <sub>OUT</sub> to V <sub>CLL</sub> during overdrive		0.7			
OUTPUT							
Z <sub>O</sub>	Output impedance	f = 100 MHz		1.2		Ω	
POWER SUPPLY							
V <sub>S</sub>	Operating voltage range			±4.5		±6.5	V
I <sub>Q</sub>	Quiescent current	I <sub>OUT</sub> = 0 (R <sub>_bias</sub> = 35.7 kΩ)		21		24	mA
			T <sub>A</sub> = - 40℃ to 85℃	22			



## 6.7 Typical Characteristics

At  $T_A = 25^\circ\text{C}$ ,  $V_S = \pm 6\text{ V}$ ,  $R_L = 100\ \Omega \parallel 400\text{ fF}$ ,  $R_S = 25\ \Omega$ ,  $V_{\text{OCM}} = 0\text{ V}$  (mid-supply),  $V_{\text{OUT}} = 1\text{ V}_{\text{PP}}$ , CLH and CLL tied to  $V_{S+}$  and  $V_{S-}$  respectively, Wide Bandwidth Mode unless otherwise specified ( $R_{\text{Bias}} = 17.8\text{ k}\Omega$ ).




图 6-1. Frequency Response vs Output Voltage




图 6-2. Frequency Response vs Output Voltage




图 6-3. Frequency Response vs Output Voltage, 0.1 dB Flatness




图 6-4. Frequency Response vs Supply Voltage




图 6-5. Frequency Response vs Output Load




图 6-6. Frequency Response vs R\_Bias Resistance

## 6.7 Typical Characteristics (continued)

At  $T_A = 25^\circ\text{C}$ ,  $V_S = \pm 6\text{ V}$ ,  $R_L = 100\ \Omega \parallel 400\text{ fF}$ ,  $R_S = 25\ \Omega$ ,  $V_{\text{OCM}} = 0\text{ V}$  (mid-supply),  $V_{\text{OUT}} = 1\text{ V}_{\text{PP}}$ , CLH and CLL tied to  $V_{S+}$  and  $V_{S-}$  respectively, Wide Bandwidth Mode unless otherwise specified ( $R_{\text{Bias}} = 17.8\text{ k}\Omega$ ).




图 6-7. Frequency Response vs Capacitive Load




图 6-8. Frequency Response vs Cap Load with Recommended  $R_{\text{ISO}}$




图 6-9. Large-Signal Transient Response




图 6-10. Large-Signal Transient Response




图 6-11. Small-Signal Transient Response




图 6-12. Small-Signal Transient Response

## 6.7 Typical Characteristics (continued)

At  $T_A = 25^\circ\text{C}$ ,  $V_S = \pm 6\text{ V}$ ,  $R_L = 100\ \Omega \parallel 400\text{ fF}$ ,  $R_S = 25\ \Omega$ ,  $V_{\text{OCM}} = 0\text{ V}$  (mid-supply),  $V_{\text{OUT}} = 1\text{ V}_{\text{PP}}$ , CLH and CLL tied to  $V_{S+}$  and  $V_{S-}$  respectively, Wide Bandwidth Mode unless otherwise specified ( $R_{\text{Bias}} = 17.8\text{ k}\Omega$ ).




图 6-13. Harmonic Distortion vs Frequency





图 6-15. Harmonic Distortion vs Supply Voltage




图 6-16. Harmonic Distortion vs Output Common Mode Voltage




图 6-17. Harmonic Distortion vs Output Voltage




图 6-18. Harmonic Distortion vs Output Load

## 6.7 Typical Characteristics (continued)

At  $T_A = 25^\circ\text{C}$ ,  $V_S = \pm 6\text{ V}$ ,  $R_L = 100\ \Omega \parallel 400\text{ fF}$ ,  $R_S = 25\ \Omega$ ,  $V_{\text{OCM}} = 0\text{ V}$  (mid-supply),  $V_{\text{OUT}} = 1\text{ V}_{\text{PP}}$ , CLH and CLL tied to  $V_{S+}$  and  $V_{S-}$  respectively, Wide Bandwidth Mode unless otherwise specified ( $R_{\text{Bias}} = 17.8\text{ k}\Omega$ ).




图 6-19. Voltage and Current Noise Density vs Frequency




图 6-20. Auxiliary Path Frequency Response




图 6-21. Input Impedance vs Frequency




图 6-22. Output Impedance vs Frequency




图 6-23. Input Bias Current Distribution




图 6-24. Input Bias Current vs Temperature

## 6.7 Typical Characteristics (continued)

At  $T_A = 25^\circ\text{C}$ ,  $V_S = \pm 6\text{ V}$ ,  $R_L = 100\ \Omega \parallel 400\text{ fF}$ ,  $R_S = 25\ \Omega$ ,  $V_{\text{OCM}} = 0\text{ V}$  (mid-supply),  $V_{\text{OUT}} = 1\text{ V}_{\text{PP}}$ , CLH and CLL tied to  $V_{S+}$  and  $V_{S-}$  respectively, Wide Bandwidth Mode unless otherwise specified ( $R_{\text{Bias}} = 17.8\text{ k}\Omega$ ).





图 6-25. Input Bias Current vs Input Common Mode Voltage



Wide Bandwidth Mode and Low  $I_Q$  Mode  
图 6-26. Quiescent Current vs Temperature




图 6-27. DC Gain Histogram




图 6-28. DC Gain vs Temperature




图 6-29. Offset Voltage Histogram




图 6-30. Offset Voltage vs Temperature

## 6.7 Typical Characteristics (continued)

At  $T_A = 25^\circ\text{C}$ ,  $V_S = \pm 6\text{ V}$ ,  $R_L = 100\ \Omega \parallel 400\text{ fF}$ ,  $R_S = 25\ \Omega$ ,  $V_{OCM} = 0\text{ V}$  (mid-supply),  $V_{OUT} = 1\text{ V}_{PP}$ , CLH and CLL tied to  $V_{S+}$  and  $V_{S-}$  respectively, Wide Bandwidth Mode unless otherwise specified ( $R_{Bias} = 17.8\text{ k}\Omega$ ).




图 6-31. Transient Clamp Response






图 6-32. Clamp Voltage Error Histogram

## 7 Parameter Measurement Information


图 7-1 through 图 7-3 show the various test setup configurations for the BUF802.



**图 7-1. Main Path Electrical Characteristics Measurement**



**图 7-2. Main Path and Auxiliary Path**



**图 7-3. Auxiliary Path Electrical Characteristics Measurement**

图 7-2 shows the two inputs for BUF802 (IN and In\_Aux) which control the output. The IN pin controls the output of BUF802 through the Main Path, whereas the In\_Aux pin controls the output through the Auxiliary Path. Either the Main Path or the Auxiliary Path, can be used to steer the output. The electrical characteristics of the Main Path and the Auxiliary Path is specified in 节 6.7.

## 8 Detailed Description

### 8.1 Overview

The BUF802 device is a high input-impedance, open-loop buffer that can be used in signal acquisition front-end applications. The BUF802 can be used as a standalone buffer, *Buffer Mode (BF Mode)*, or in a composite loop with a precision amplifier, *Composite Loop Mode (CL Mode)*, to achieve DC precision and a wide, large-signal bandwidth. The low output impedance and high output current drive strength enables the BUF802 to drive loads as high as 50  $\Omega$ . The BUF802 comes with adjustable quiescent current to customize system level power and performance trade-off.

### 8.2 Functional Block Diagram




图 8-1. Functional Block Diagram

图 8-1 shows an overview of the internal structure of the BUF802. The internal schematic of the BUF802 can be divided into the following 3 parts:

- **Input Stage**, which consists of a low noise JFET and its biasing circuitry. The Input Stage can be configured in two modes, *BF Mode* and *CL Mode*. Choosing one of the two modes affects the circuit operation of the Input Stage. The Clamp and Output Stage operation are unaffected by the mode selection. 节 8.4 describes the two modes in greater detail.
- **Clamp Stage**, which provides the following functions:
  1. Protects the input of the BUF802 against large input signal transients through diode clamps to  $V_{S-}$  and CLH respectively.
  2. Ensures the output voltage of the BUF802 does not exceed the voltage at the CLH and CLL.
- **Output Stage**, which tracks the JFET source voltage and is optimized to drive a 50  $\Omega$  and 100  $\Omega$  load while maintaining signal fidelity.



## 8.3 Feature Description

### 8.3.1 Input and Output Over-Voltage Clamp




图 8-2. Internal Input and Output Over-Voltage Clamp

The BUF802 device integrates an input and output clamp circuit. The input clamp protects the BUF802 from large input transients and the output clamp protects the subsequent stages from being overdriven.

- **Input Clamp Circuit:**

- 图 8-2 shows the input of the BUF802 tied to pins CLH and  $V_{S-}$  through two internal clamp diodes, D1 and D2. The diodes are rated for 100 mA of continuous current but can withstand much higher transient currents. If the JFET input voltage exceeds the voltage at CLH or  $V_{S-}$ , the diodes get forward biased, clamping the JFET to CLH and  $V_{S-}$ . A 1  $\mu$ F capacitor connected in parallel to the zener diode, helps in transient absorption travelling through the D1 diode.
- 图 8-3 shows how the external clamping diodes can be used in cases where the 100 mA current rating of D1 and D2 is insufficient. When using external clamping, disable the internal protection of the BUF802 by connecting CLH and CLL to  $V_{S+}$  and  $V_{S-}$ .




图 8-3. External Input Clamp Circuit

• **Output Clamp Circuit:**

- The output protection circuit prevents the stages following the BUF802 from being overdriven and also ensures that the BUF802 recovers rapidly from a saturated state resulting from an input or output overdrive condition. In a typical data-acquisition system, the BUF802 would be followed by a variable gain amplifier (VGA). High-speed VGAs are typically designed on 5 V processes making it susceptible to potential damage from the 12 V BUF802. The voltage applied to the CLH and CLL pins dictate the maximum output swing of the BUF802.
- As shown in 图 8-3, the internal clamps can be disabled by connecting CLH and CLL to  $V_{S+}$  and  $V_{S-}$  respectively. When the clamps are disabled, the maximum output swing is limited by the output swing specification described in 节 6.5. The response time and accuracy of the output clamp is shown in 节 6.7.
- The output THD of the BUF802 degrades when  $V_{CLH}$  and  $V_{CLL}$  are set close to the expected  $V_{OUT}$  peak value. To prevent signal degradation, maintain at least a 1.5 V difference between the expected peak output voltage and the clamp voltage applied at the CLH and CLL pins. 图 8-4 shows the relation between the absolute clamp voltage value and THD for a 1 V<sub>PP</sub> output.




图 8-4. THD vs  $V_{CLH} / V_{CLL}$  for  $V_{OUT} = 1 V_{PP}$




图 8-5. Transient Clamp Response

### 8.3.2 Adjustable Quiescent Current

The BUF802 includes an adjustable quiescent current feature to allow the system designer to trade-off the current consumed versus the distortion performance obtained. As shown in 图 8-1, connect a resistor between R\_Bias and V<sub>S-</sub> to set the bias point operating current of the output stages. 图 8-6 shows the quiescent current variation as a function of R\_Bias value.




图 8-6. Quiescent Current vs R\_Bias




图 8-7. THD and Bandwidth vs R\_Bias

图 8-7 shows that changing the resistor between R\_Bias and V<sub>S-</sub> primarily affects the THD of the output signal. 节 6.5 和 节 6.6 specify the AC and DC parameters of the BUF802 at two different R\_Bias values. The DC parameters are independent of the quiescent current setting.

### 8.3.3 ESD Structure

图 8-8 shows the internal ESD structure of the BUF802. V<sub>SO</sub> and V<sub>S</sub> supply pins are internally shorted to each other through back-to-back diodes. Refer to 节 10 for further information. The input ESD diodes D1 and D2 are optimized to carry 100 mA of continuous current while the remaining ESD diodes are rated for 10 mA.




图 8-8. Internal ESD Structure

## 8.4 Device Functional Modes




图 8-9. Main Path and Auxiliary Path

The BUF802 has been designed to operate in two modes, *Buffer Mode (BF Mode)* and *Composite Loop Mode (CL Mode)*:

In *BF Mode*, the BUF802 uses the JFET, output driver and bipolar transistors in the Main Path to reproduce the signal, applied on IN, at the output of the BUF802. 图 8-9 shows the Main Path and the Auxiliary Path of the BUF802. The BUF802 can operate from DC to high-frequency and can therefore be used as a standalone buffer. While being used in *BF Mode*, only the Main Path of the BUF802 is used.

In *CL Mode*, the BUF802 utilizes the Auxiliary signal path and the Main Path to control the output voltage. As the name suggests in the *Composite Loop Mode*, the BUF802 is used in a composite loop with a precision amplifier to achieve DC precision and a wide, large-signal bandwidth simultaneously. The composite loop splits the applied signal to low-frequency and high-frequency components and passes them over to different circuits with suitable transfer function. The low-frequency and high-frequency signal components then recombine inside the BUF802 and are reproduced at the OUT pin.

### 8.4.1 Buffer Mode (BF Mode)




图 8-10. Internal Schematic - *BF Mode*

The wide large-signal bandwidth and fast slew rate of the BUF802 coupled with Hi-Z input are useful in a variety of high-frequency signal chain applications. As shown in 图 8-10 the BUF802 uses the Main Path and operates the JFET and transistors as source follower and emitter followers to reproduce signal applied on IN, at the output of BUF802. The pins associated with only *CL Mode* (Pin No. 6, 4, and 3) are left floating while operating in *BF Mode*.




图 8-11. Composite Loop Using *BF Mode*

图 8-11 shows how the BUF802 can also be used in a composite loop while being operated in *BF Mode*. The operation of BUF802 in 图 8-11 would still be called *BF Mode* since the signal is being transferred through the Main Path only. The Auxiliary path and the pins associated with the Auxiliary path and *CL Mode* are kept disabled. The low-frequency and high-frequency signal components are combined externally through the discrete components R1 and C1 prior to being applied at the IN pin.

## 8.4.2 Composite Loop Mode (CL Mode)




图 8-12. Internal Schematic - CL Mode




图 8-13. CL Mode Frequency Response

The 330 pF input series capacitor shown in 图 8-12 splits the input signal into a low-frequency and high-frequency component. These signals are applied to In\_Aux and IN respectively. The IN pin controls the output of BUF802 through the Main Path, whereas the In\_Aux pin controls the output through the Auxiliary Path.

The transfer function of the composite loop in CL Mode can be split into the following 3 frequency regions:

1. **Low Frequency Region:** The gain of the composite loop in the low-frequency region is  $\alpha / \beta$  (determined by  $\alpha$  and  $\beta$  network). In the low-frequency region the 330 pF input capacitor presents a high-impedance in the Main Path, causing the signal to flow through the precision amplifier and the In\_Aux pin. This region spans from DC to  $f_{LF}$ .  $f_{LF}$  is the pole resulting from the gain bandwidth of the precision amplifier, the Auxiliary Path bandwidth, and parasitic capacitance of the components along the path.
2. **High Frequency Region:** In the high-frequency region, the precision amplifier and the Auxiliary Path run out of bandwidth. The net gain of the composite loop in this region is determined solely by the Main Path gain of the BUF802, which is denoted by G. This region spans from the pole created at  $f_{HF}$  till the LSBW of the BUF802. The  $f_{HF}$  is the pole resulting from the 330 pF series capacitor and the 10 MΩ resistor on the In\_Bias pin.
3. **Cross-over Frequency Region:** the Main Path and Auxiliary Path work in conjunction to determine the gain in the crossover region. To maintain a flat frequency response in this region, the following conditions have to be met:
  - a.  $\alpha / \beta = G$
  - b. High frequency response pole  $f_{HF} \ll$  Low frequency pole  $f_{LF}$


A detailed analysis of discrete component selection to achieve a flat frequency response is discussed further in 节 9.1.

备注

## 9.1 Application Information

## 9.2 Typical Application

### 9.2.1 Oscilloscope Front-End Amplifier Design



**图 9-1. Oscilloscope Front-End Amplifier**

### 9.2.1.1 Design Requirements

The following table shows the target specification for a 1-GHz oscilloscope front-end and precision amplifier.

Specification	Value
Input Impedance	1 M $\Omega$ / 50 $\Omega$
S Parameters (f = 1 GHz)	S11 = - 15 dB, S21 = - 1.5 dB
Offset Drift	1 $\mu$ V/°C maximum
Noise at Highest Resolution (50 $\Omega$ Input)	80 $\mu$ V <sub>RMS</sub>

### 9.2.1.2 Detailed Design Procedure

- **Input Impedance:** The JFET-input stage of the BUF802 offers giga ohm's of input impedance and therefore enables the front-end to be terminated with a  $1\text{ M}\Omega$  resistor without affecting performance. A  $50\text{ }\Omega$  resistance can also be switched in offering matched termination for high-frequency signals. The BUF802 therefore enables the designer to use both  $1\text{ M}\Omega$  and  $50\text{ }\Omega$  termination in the same signal chain.
- **Noise:** The total noise of the front-end amplifier is the function of the voltage and current noise of the BUF802, OPA140, and the resistors thermal noise. The dominant noise source, however, is contributed by the voltage noise of the BUF802 due to its presence across the complete bandwidth. Thus, the total RMS noise of the front-end amplifier shall be approximately equal to the voltage noise of BUF802 over 1 GHz.

The specified input referred voltage noise of the BUF802, as shown in [节 6.5](#), is 2.3 nV/  $\sqrt{\text{Hz}}$ . The total input referred RMS noise in a bandwidth of 1 GHz is given by the following equation:

$$E_{n_{RMS}} = 2.3 \text{ nV} / \sqrt{\text{Hz}} \times \sqrt{(1 \text{ GHz} \times 1.22)} = 80 \mu\text{V}_{RMS}. \quad (1)$$

1.22 = Brickwall correction factor. Detailed calculations can be found on [TI Precision Labs – Op Amps: Noise – Spectral Density](#).

Total input referred spot noise as a function of frequency is shown in [图 9-3](#). Assuming the oscilloscope has 8 divisions on the screen and a highest resolution of 1 mV, the full-scale reading is 8 mV<sub>PP</sub> or 2.82 mV<sub>RMS</sub>. Thus, the SNR of the front-end amplifier stage at the highest-resolution setting is:


$$20 \times \log (2.82 \text{ mV}_{RMS} / 80 \mu\text{V}_{RMS}) = 31 \text{ dB}. \quad (2)$$

- **S11 Optimzation:** The front-end amplifier circuit should have a perfect 50 Ω termination to achieve the required S11 parameter of -15 dB across the frequency. While it is possible to mount an exact 50 Ω resistance at the input of the front-end composite loop circuit, the parasitic capacitance of the BUF802 appears in parallel to this 50 Ω resistance resulting in a net imperfect termination.

The parasitic input capacitance of BUF802 (IN pin) is 2.4 pF. At 1 GHz this parasitic capacitance reduces down to an impedance of 66.3 Ω. Thus, the net input impedance as seen by the signal at the input is the following:

$$66.3 \Omega \parallel 50 \Omega = 28.5 \Omega \quad (3)$$

This results in an imperfect termination for the 50 Ω source resulting in poor S11. The addition of a 30 Ω resistance in series with the input trace and a 6.8 nH inductor in series with the onboard 50 Ω termination helps isolate the input parasitic capacitance as well as ensures the net input impedance is maintained at 50 Ω. The S11 response of this modified circuit is shown in [图 9-4](#).



**图 9-2. Net Input Impedance**

- **Uniform Gain Across Frequency:** The front-end amplifier circuit is designed with BUF802 and OPA140 connected in a composite loop. The loop splits the input signal into low- and high-frequency components, taking both components to the output through two different circuits (transfer functions) and recombining them to reproduce a net output signal. The end goal is to achieve a smooth transition between the two circuits and ensure a flat frequency response from DC till the frequency of interest.

*CL Mode* of BUF802 simplifies this design for achieving a flat frequency response from DC till the frequency of interest (1 GHz in this case). To achieve a flat response, the following two conditions have to be met:

1.  $\alpha / \beta = G$
2. High frequency response pole  $f_{HF} \ll$  low frequency pole  $f_{LF}$

$\alpha$  is the input attenuation factor and  $\beta$  is the inverse of the non-inverting gain of the precision amplifier.  $G$  is the DC gain of the Main Path of the BUF802. Since  $G$  can vary from device-to-device, trimming either  $\alpha$  or  $\beta$  is recommended to achieve a flat frequency response. In [图 9-1](#),  $\beta$  may be trimmed using the RPOT. Since  $G$  is  $\approx 1 \text{ V/V}$  and  $\alpha$  is  $1/5$  ( $200 \text{ k}\Omega / (200 \text{ k}\Omega + 800 \text{ k}\Omega)$ ), RPOT should be trimmed so that  $\beta \approx 1/5$ .

For the  $\beta$  network, it is recommended to use resistors which are an order of magnitude of resistance lower than the resistors used in the  $\alpha$  network. Therefore  $\beta$  resistor values of  $80 \text{ k}\Omega$  and  $\approx 20 \text{ k}\Omega$  have been chosen.



$f_{HF}$  is the pole resulting from the 330 pF series capacitor and the 10 M $\Omega$  resistor on the In\_Bias pin.

$$f_{HF} = 1/(2 \times \pi \times R \times C) = 1/(2 \times 3.14 \times 10 \text{ M}\Omega \times 330 \text{ pF}) = 48 \text{ Hz} \quad (4)$$

$f_{LF}$  is the pole resulting from the gain bandwidth of the precision amplifier (OPA140), the Auxiliary Path bandwidth and other parasitic capacitance of the resistor network.

$$f_{LF} = \text{GBW} \times G_{AUX} \times \beta = 440 \text{ kHz} \quad (5)$$

Where GBW is the gain bandwidth product of the precision amplifier (OPA140) = 11 MHz.  $G_{AUX}$  is the gain from In\_Aux to OUT = 0.2 V/V.  $1/\beta$  is the external non-inverting gain set for the precision amplifier = 5 V/V.

Based on the above value of  $f_{HF}$  and  $f_{LF}$ , the required condition of  $f_{HF} \ll f_{LF}$  is met. CF, connected across the precision amplifier, is required to compensate for the parasitic capacitance and to make the overall poles and zeros cancel each other. The value of CF can be found by using the following equation:

$$CF = C_{INPA} \times ((G \times R_{\alpha 2} / R_{\beta 2}) - 1). \quad (6)$$

Where  $C_{INPA}$  is the common mode input capacitance of the precision amplifier, OPA140 in this case.

Plugging in the value of these components arrives at CF = 56 pF. In the final system, based on the quality of the flat band response needed, CF may or may not be trimmed along with RPOT in the final production flow.

### 9.2.1.3 Application Curves




图 9-3. Front-End Composite Loop Noise




图 9-4. S11 and S21 Response




图 9-5. Frequency Response Flatness: Cross-Over Frequency Region

## 9.2.2 Transforming a Wide-Bandwidth, 50 $\Omega$ Input Signal Chain to High-Input Impedance




图 9-6. BUF802 + TIDA-01022: Signal Chain

### 9.2.2.1 Detailed Design Results

TIDA-01022 reference design primarily focuses on a multichannel high-speed analog front-end, which is typically used in end equipment like a digital storage oscilloscope (DSO), wireless communication test equipment (WCTE), and radars. A 50  $\Omega$  input data acquisition (DAQ) signal chain like that of TIDA-01022 can be converted into a high-input impedance DAQ system by inserting the BUF802 at the front.

TIDA-01022 originally features the following:

- LMH5401 is a high-performance, differential amplifier with an usable bandwidth from DC to 2 GHz. It is used as single to differential conversion amplifier in this signal chain. The device offers excellent linearity performance at a fixed 12-dB gain.
- LMH6401 is a wideband digitally controlled variable gain, differential in and differential out, amplifier. The noise and distortion performance are optimized to drive ultra-wideband ADCs. The device offers DC to 4.5-GHz bandwidth with a gain range from -6 dB to 26 dB in 1-dB steps. The gain can be controlled using a standard serial peripheral interface (SPI).
- The ADC12DJ5200RF device is a 12 bit, giga-sample, analog-to-digital converter (ADC) that can directly sample input frequencies from DC to above 10 GHz. ADC12DJ5200RF can be configured as a dual-channel, 5.2 GSPS ADC or single-channel, 10.4 GSPS ADC.

The BUF802 along with offering high-input impedance and low-noise for the front-end amplifier, holds capability of driving matched loads of 50  $\Omega$ , making it easy to retrofit with predesigned analog front-end signal chains. 图 9-7 to 图 9-9 shows the comparison of native performance of the TI design TIDA-01022 and performance achieved post addition of BUF802 at the front-end. Adding BUF802 at the input of TIDA-01022 translates the original 50  $\Omega$  input impedance TI design to a high-input impedance DAQ signal chain. A simplified schematic of BUF802 + TIDA-01022 is shown in 图 9-6.

### 9.2.2.2 Application Curves




图 9-7. Gain vs Frequency




图 9-8. Total Harmonic Distortion (THD) vs Frequency




图 9-9. Signal To Noise Ratio (SNR) vs Frequency

## 10 Power Supply Recommendations

The BUF802 is intended to operate with supplies ranging from  $\pm 4.5$  V to  $\pm 6.5$  V. The BUF802 can operate on either single-sided supplies or split supplies. When using split supplies, the supplies may be symmetrically balanced around GND or asymmetric. For best AC performance, the input and output signal should be centered around the mid-supply.

Minimize the distance between the power-supply pins and decoupling capacitors. The high frequency capacitors ( $< 0.1 \mu\text{F}$ ) should be placed close to the supply-pins on the same side of the PCB as the BUF802. Larger capacitors ( $> 1 \mu\text{F}$ ) can be placed further away from the device. 节 11 has additional details on decoupling capacitor layout and routing.

The BUF802 has two sets of supply pins:  $V_{S+}$  and  $V_{S-}$ ;  $V_{SO+}$  and  $V_{SO-}$ . The separation of the input and output stage supply pins minimize spurious cross-talk and maximizes transient decoupling between the two stages. 图 8-1 shows how both sets of supply pins are internally connected through back-to-back diodes. It is therefore imperative that the supply pins for the input and output stages are connected to the same potential. As shown in 节 11, maintain separate and individual decoupling capacitors for all the supply pins.

## 11 Layout

### 11.1 Layout Guidelines

Achieving optimum performance with the BUF802 requires careful attention to board layout, parasitics, and passive component selection. Consider the following:

- **Peaking in the S21 transfer function:** keeping the trace length minimum is of prime importance to ensure no peaking occurs in the S21 transfer function of the BUF802. The trace inductance can form a resonant circuit with the input capacitance of the BUF802, causing peaking in the S21 response. Add a small resistor ( $R_5$  in 图 11-1) in series with the DC blocking capacitor to dampen the LC resonance created by the trace inductance and the input capacitance of the BUF802. Choose series capacitors ( $C_7$  in 图 11-1) with low equivalent series inductance (ESL) to minimize total inductance.
- **Power-supply bypass capacitors:** mount the power-supply bypass capacitors as close to the supply pins as possible and on the same side of the PCB as the BUF802. As shown in 图 11-1, choose low-inductance LICC capacitors ( $C_5$ ,  $C_6$ ,  $C_{13}$ , and  $C_{10}$ ) to minimize high frequency impedance between the BUF802 and the bypass capacitors. Use multiple vias between the bypass capacitor and GND to reduce series inductance. As shown in 图 11-1, also use multiple vias to GND on the  $50 \Omega$  input termination resistor ( $R_3$ ). Connect the bypass and termination vias to a solid GND plane.
- **High precision signal path,** consisting of the precision op amp along with discrete components, can be adjusted and moved around to give precedence to the above two points. In the 图 11-3, the precision components were placed on the opposite side of the PCB as the BUF802.
- **Thermal pad** of the BUF802 is thermally conductive but electrically insulated to the die. This gives the circuit designer flexibility in connecting the thermal pad to any voltage. Choose a power or GND plane with the highest thermal mass for effective heat dissipation.

## 11.2 Layout Example




图 11-1. Layout Example: Schematic for Layout Reference




图 11-2. Layout Example: Top Layer




图 11-3. Layout Example: Bottom Layer

## 12 Device and Documentation Support

### 12.1 Documentation Support

#### 12.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, [Flexible 3.2-GSPS multi-channel AFE reference design for DSOs, radar and 5G wireless test systems reference designs](#)

### 12.2 接收文档更新通知

要接收文档更新通知，请导航至 [ti.com](#) 上的器件产品文件夹。点击 [订阅更新](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

### 12.3 支持资源

[TI E2E™ 支持论坛](#) 是工程师的重要参考资料，可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的 [《使用条款》](#)。

### 12.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

### 12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 12.6 术语表

[TI 术语表](#) 本术语表列出并解释了术语、首字母缩略词和定义。

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

## PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
<a href="#">BUF802IRGTR</a>	Active	Production	VQFN (RGT)   16	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BUF802
BUF802IRGTR.B	Active	Production	VQFN (RGT)   16	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BUF802

<sup>(1)</sup> **Status:** For more details on status, see our [product life cycle](#).

<sup>(2)</sup> **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

<sup>(4)</sup> **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



## TAPE AND REEL INFORMATION



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BUF802IRGTR	VQFN	RGT	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

## TAPE AND REEL BOX DIMENSIONS



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
BUF802IRGTR	VQFN	RGT	16	3000	367.0	367.0	35.0

**RGT 16**

**GENERIC PACKAGE VIEW**



**VQFN - 1 mm max height**

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.

4203495/1



4222419/E 07/2025


## NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



**RGT0016C**

## VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:20X



## SOLDER MASK DETAILS

4222419/E 07/2025

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/slua271](http://www.ti.com/lit/slua271)).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

# EXAMPLE STENCIL DESIGN

RGT0016C

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



**SOLDER PASTE EXAMPLE**  
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 17:  
85% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE  
SCALE:25X

4222419/E 07/2025

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## 重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
版权所有 © 2025，德州仪器 (TI) 公司