





BQ79600-Q1

ZHCSR35A - NOVEMBER 2019 - REVISED AUGUST 2020

BQ79600-Q1 具备自动主机唤醒功能且符合功能安全标准的汽车类 SPI/UART 通 信接口

## 1 特性

ŦF

**TEXAS** 

**INSTRUMENTS** 

- 符合汽车应用要求
- 具有符合 AEC-Q100 标准的下列特性:
  - 器件温度等级 1: 40°C 至 +125°C 环境工作 温度范围
  - 器件 HBM ESD 分类等级 2
  - 器件 CDM ESD 分类等级 C4B
- 符合功能安全标准
  - 专为功能安全应用开发
  - 有助于进行 ISO 26262 系统设计的文档
    - 安全手册
    - 功能安全分析报告
  - 系统可满足 ASIL D 级要求
  - 硬件可满足 ASIL-D 要求
- 在环形架构中检测到故障时,自动唤醒 BMS/BMU 系统
- 支持的电源电压范围为 4.75V 至 40V
- UART/SPI 主机接口
- 兼容 3.3V/5V 逻辑
- 隔离式差分菊花链
  - 支持包含一台设备的环形架构
  - 支持变压器/电容器隔离
- 经过专门设计,旨在实现 BCI/EMI/EMC 稳健性
- 支持 BQ7961X-Q1 系列、BQ7965X、BQ7963X 和 未来产品。

## 2 应用

- 电池管理系统 (BMS)
- 其他 HEV/EV
- 燃料电池
- 能源存储
- 3 说明


BQ79600-Q1 是一款通信(网桥)IC,旨在连接微控 制器 (MCU) 和 TI 电池监测 IC,例如 BQ7961X-Q1。 器件将来自 MCU 的信息转换为信号,而 TI 的电池管 理菊花链协议用于识别这种信号,并将其传输出来。来 自菊花链的信号被解码为位流,然后发送回 MCU。


使用环形架构时如果检测到了任何未屏蔽的故障,则 BQ79600-Q1 可以将处于关断/睡眠模式的 MCU 和 PMIC 唤醒。

與仳信自

器件型号 <sup>(1)</sup>	封装	封装尺寸(标称值)					
BQ79600-Q1	TSSOP(16 引脚)	6.6mm × 5.1mm					

如需了解所有可用封装,请参阅数据表末尾的可订购产品附 (1)录。





## 简化版系统图

本文档旨在为方便起见,提供有关 TI 产品中文版本的信息,以确认产品的概要。有关适用的官方英文版本的最新信息,请访问 www.ti.com,其内容始终优先。TI不保证翻译的准确性和有效性。在实际设计之前,请务必参考最新版本的英文版本。





## **Table of Contents**

1 特性	生	1
	用	
3 说明	明	1
4 Rev	vision History	2
5 Pin	Configuration and Functions	3
Pin	n Functions	3
6 规林	各	4
	Absolute Maximum Ratings	
6.2	2 ESD Ratings	4
	3 Recommended Operating Conditions	
6.4	Thermal Information	4
	5 Electrical Characteristics	
6.6	3 Timing Requirements	6
6.7	7 Typical Characteristics	9
	tailed Description	
7.1	l Overview	10
	2 Functional Block Diagram	
	3 Feature Description	
7.4	Device Functional Modes	36

7.5 Register Maps	
8 Application and Implementation	
8.1 Application Information	
8.2 Typical Applications	
9 Power Supply Recommendations	
10 Layout	
10.1 Layout Guidelines	
10.2 Layout Example	
11 Device and Documentation Support	
11.1 Device Support	
<b>11.2</b> 第三方产品免责声明	
11.3 接收文档更新通知	
11.4 支持资源	
11.5 Trademarks	
11.6 静电放电警告	
11.7 术语表	
12 Mechanical, Packaging, and Orderable	
Information	64

## **4 Revision History**

CI	nang	es from Re	vision *	(November	r 2019) to Revision A (June 2020) F	Page
•	将'	"预告信息"	更改为	"量产数据"		1



## **5** Pin Configuration and Functions




图 5-1. PW Package 16-Pin TSSOP Top View

## **Pin Functions**

PI	N		DESODIPTION		
NAME	NO.	TYPE <sup>(1)</sup>	DESCRIPTION		
VIO	3	Р	Power supply input for UART/SPI input/output pins. Decouple with a 0.1 $\mu$ F capacitor to GND. VIO should be powered before SCLK, nCS, RX/MOSI, TX/MISO, NFAULT, nUART/SPI (SPI_RDY) is driven.		
SCLK	6	DI	SPI clock input. If SPI interface is used, this pin is connected to SPI master controller. Connect to GND with a 10-100kohm pull-down resistor. If not used, connect to GND.		
nCS	7	DI	Active low chip select pin for SPI interface. Connect to VIO with 10-100kohm pull-up resistor in SPI mode. Cannot hardwire to GND in SPI mode. Connect to GND in UART mode.		
RX/MOSI	4	DI	UART receiver input or SPI master out slave in. Connect to VIO with a 10-100kohm pull-up resistor. Don't leave it unconnected.		
TX/MISO	5	DO	UART transmitter output or SPI master in slave out. Pull up to VIO with a 10-100kohm pull-up resistor at MCU side. MISO pin drives high in SPI idle mode, cannot directly support SPI multidrop, if multidrop is needed, add a tri-state buffer between BQ79600-Q1 and MCU.		
NFAULT	2	DO	Fault indication output. Open drain active low. Pull up to VIO with 100kohm resistor. Connect NFAULT to host MCU GPIO. If not used, connect to GND.		
nUART/SPI (SPI_RDY)	8	DI/O	If used as UART mode, connect this pin to GND. If used as SPI mode, connect to VIO through 10-100kohm pull up resistor and connect this pin to MCU GPIO. This pin is used as an input pin to select SPI or UART interface before device finishes wakeup/reset initialization (SPI communication is ready). If SPI mode is selected, SPI_RDY has to be used by host to decide if read/write can be initiated or needing further wait. Refer to 节 7.3.2.1.2.2.1 details.		
DVDD	1	Р	1.8V regulated output. DVDD supplies the internal digital circuits. Bypass DVDD with a 0.22 $\mu$ F (recommended) or a 0.47 $\mu$ F capacitor to GND.		
GND	9	Р	Ground.		
CVDD	14	Р	Dedicated 5V supply used for the daisy chain communications. Decouple with a 0.22 $\mu$ F (recommended) or a 0.47 $\mu$ F to GND.		
COMHN	12	AC-I/O	This is an AC coupled bi-directional I/O pin for daisy chain (VIF) communication. Do not apply		
СОМНР	13	AC-I/O	external DC voltage to this pin. Shall connect to COMLN/P of adjacent device through proper isolation, see 节 7.3.2.1.1. Leave unconnected if (Ring Architecture) not used.		
COMLN	11	AC-I/O	This is an AC coupled bi-directional I/O pin for daisy chain (VIF) communication. Do not apply		
COMLP	10	AC-I/O	external DC voltage to this pin. Shall connect to COMHN/P of adjacent device through proper isolation, see 节 7.3.2.1.1. Leave unconnected if (Ring Architecture) not used.		
INH	16	HV-O	Inhibit pin (PMOS open drain) to control system voltage regulators, connect 100kohm resistor to GND. If reverse wake up feature is not used, connect this pin to BAT pin. Don't leave this pin floating.		
BAT	15	HV-P	Battery supply Input. Supply internal LDOs and wakeup circuit. Connect to external supply through 10ohm resistor. Bypass to GND with 0.1 $\mu$ F.		

(1) DI = digital input, DO = digital output, HV = high voltage

## 6 规格

## 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
	BAT to GND	- 0.3	40	V
	INH to GND (INH is lower than BAT)	- 0.3	40	V
	VIO, CVDD to GND	- 0.3	5.5	V
Input Voltage	DVDD to GND	- 0.3	1.98	V
	MISO/TX, MOSI/RX, nCS, SCLK, NFAULT, nUART/SPI(SPI_RDY) to GND	- 0.3	VIO+0.3	V
	COMHP, COMHN, COMLP, COMLN to GND	- 10	10	V
	COMHP to COMHN, COMLP to COMLN	- 6.5	6.5	V
INH current		· · · ·	4	mA
I/O current	MISO/TX current (100pF load, VIO=5V, 10ns transition-time)		8	mA
T <sub>A</sub>	Ambient temperature	- 40	125	°C
TJ	Junction temperature	- 40	150	°C
T <sub>stg</sub>	Storage temperature	- 65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 6.2 ESD Ratings

				VALUE	UNIT	
		Human body model (HBM), per AEC	Q100-002 <sup>(1)</sup>	±2000		
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per	Corner pins (1, 8, 9 and 16)	±750	V	
		AEC Q100-011	Other pins	±500		

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

## **6.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)

		MIN	TYP MAX	UNIT
V <sub>BAT, INH</sub>	BAT, INH (INH is equal to or lower than BAT) (Powered by 12V Battery)	5.5	24	V
V <sub>VIO_RANGE</sub>	VIO input (applies to nCS, MOSI/RX, MISO/TX, SLCK, nUART/SPI (SPI_RDY), NFAULT)	3.135	5.25	V
I <sub>MISO/TX</sub>	MISO/TX current		3	mA
I <sub>INH</sub>	INH output current		2	mA
T <sub>A</sub>	Operation temperature	- 40	125	°C

## 6.4 Thermal Information

		BQ79600-Q1	
	THERMAL METRIC <sup>(1)</sup>	PW(TSSOP)	UNIT
		16 PINS	
R <sub>0 JA</sub>	Junction-to-ambient thermal resistance	102	°C/W
R <sub>0 JC(top)</sub>	Junction-to-case (top) thermal resistance	28.9	°C/W
R <sub>0</sub> JB	Junction-to-board thermal resistance	49	°C/W
ΨJT	Junction-to-top characterization parameter	14	°C/W



		BQ79600-Q1	
	THERMAL METRIC <sup>(1)</sup>	PW(TSSOP)	UNIT
		16 PINS	
ΨJB	Junction-to-board characterization parameter	48.2	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

## **6.5 Electrical Characteristics**

VIO = 3.3V, over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OPERATI	ON VOLTAGE				<b>.</b>	
V <sub>BAT</sub>		When reverse wakeup feature is used, BAT pin is powered by "12V battery"	5.5		24	V
V <sub>BAT</sub>		When reverse wakeup feature is not used, BAT/CVDD are powered by regulated 5V	4.75		5.25	V
THERMA	L SHUTDOWN					
T <sub>SHUT_R</sub>	Thermal shutdown (rising direction)	DieTemp sensor	126	138	150	°C
T <sub>SHUT_F</sub>	Thermal shutdown (falling direction)	DieTemp sensor	116		141	°C
SUPPLY	CURRENTS	· ·				
I <sub>SHDN_1</sub>	Supply current in SHUTDOWN mode device powered by regulated 5V supply	VBAT shorted to CVDD, both equal to 5V, measured through GND pin			7	μA
I <sub>SHDN_2</sub>	Supply current in SHUTDOWN mode powered by "12V" battery directly	VBAT= 17V, CVDD self powered, measured through GND pin			9	μA
IVALIDATE	Supply current in VALIDATE mode	Current on BAT pin			168	μA
I <sub>SLP(IDLE)</sub>	Baseline supply current in SLEEP mode	Current on BAT pin, no fault, COMH and COML RX disabled, no HB TX			110	μA
I <sub>SLP_RX_O</sub> N	Additional supply current to SLEEP mode base line	When COML OR COMH RX is on		35		μA
I <sub>SLP_TX_O</sub> N	Additional supply current to SLEEP mode base line	When COML or COMH tone transmiter is on (HB tone)			8	μA
I <sub>ACT(IDLE)</sub>	Baseline supply current in ACTIVE mode	Current on BAT pin, no fault, no communication, Tone RX/TX is off		3	4	mA
I <sub>COMT</sub>	Additional average current for one of BQ79600 daisy chain transmitters is on	Average current into VBAT when BQ79600 transmits 14 bytes of data (brdcast write 8 bytes of 0x00 into address 0X1B)		10		mA
Supplies	(AVAO_REF, always on internal supply)					
V <sub>AVAORE</sub> G	AVAOREG voltage	VBAT > min VBAT		2.45		V
V <sub>AVDDREF</sub> _OV	AVDDREF OV threshold	VBAT > min VBAT, hys = 130mV	2.8		3.1	V
Supplies	(CVDD)					
V <sub>CVDD</sub>	CVDD output voltage	No external load, C <sub>SUPPLIES</sub> = 0.22µF, ACTIVE mode	4.9	5	5.1	V
V <sub>CVDD_O</sub> v	CVDD OV rising threshold	Hys = 140mV	5.3	5.5	5.65	V
V <sub>CVDD_U</sub> v_f	CVDD UV falling threshold		4.35	4.5	4.65	V
V <sub>CVDD_U</sub> v_r	CVDD UV rising threshold		4.45	4.6	4.75	V
V <sub>CVDD_ILI</sub> MIT	CVDD current limit		53		81	mA
C <sub>CVDD</sub>	Capacitance range on CVDD pin	Not capacitor value	0.1		0.8	μF



#### VIO = 3.3V, over operating free-air temperature range (unless otherwise noted) **TEST CONDITIONS** PARAMETER ТҮР UNIT MIN MAX Supplies (DVDD) No external load, $C_{SUPPLIES} = 0.22 \mu F$ , V<sub>DVDD</sub> V DVDD output voltage 1.75 1.8 1.85 ACTIVE mode V<sub>DVDD\_0</sub> DVDD OV rising threshold Hys = 65mV1.9 2.1 V v V<sub>DVDD\_U</sub> DVDD UV falling threshold 1.63 1.69 V V\_F V<sub>DVDD\_U</sub> DVDD UV rising threshold 1.68 1.75 V V R V<sub>DVDD\_ILI</sub> DVDD current limit 57 20 mΑ ΜΙΤ Load capacitance on DVDD pin D<sub>DVDD</sub> Not capacitor value 0.1 0.8 иF SNIFF DETECTOR V<sub>VAL THR</sub> Sniffer detector threshold, rising swing on Sniffer is enabled, and device is in 3.2 3.6 V COMHP has to be larger than value SHUTDOWN mode Ρ **INH Driver** V<sub>DROP IN</sub> When INH is pulled up, voltage drop from 0.5 V 1 $I_{INH} = -0.5 mA$ BAT to INH н VINH DET Threshold to set [INH\_STAT] to '1' V 2.2 **Reference Voltages** Digital I/Os (TX, RX, NFAULT) V<sub>VIO\_UV</sub>\_ VIO UV rising Hys = 200mV 2.5 3.1 V R V<sub>VIO</sub> -V<sub>OH</sub> Output as logic level high (TX) FET pull up, lout=1mA, VIO = 3.3V or 5V V 0.1 FET pull down, lout=1mA, VIO = 3.3V or 0.1 V VOL Output as logic level low (TX) 5V 0.75 x Input as logic level high (RX), requirement VIO = 3.3V or 5V VIH V for user V<sub>VIO</sub> Input as logic level low (RX), requirement 0.25 x VIO = 3.3V or 5V VIL V for user V<sub>VIO</sub> NFAULT pull down impedance Use 100kohm external pull up 1000 R<sub>NFAULT</sub> Ω **Daisy-chain Communication Bus** Common mode voltage (COML and V V<sub>DCCM\_1</sub> ACTIVE mode 2.2 COMH) Common mode voltage (COML and V<sub>DCCM\_2</sub> SLEEP or VALIDATE mode V 1 COMH) V<sub>COMM\_D</sub> COMM port data receiver threshold range 1.75 V 1.04 (V<sub>COMP</sub>-V<sub>COMN</sub>) ΑΤΑ COMM port HB/FAULT tone receiver V<sub>СОММ Т</sub> 1.13 1.94 V threshold range (V<sub>COMP</sub>-V<sub>COMN</sub>) ONE

## 6.6 Timing Requirements

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER S	STATE TIMING					
t <sub>POR2COM</sub> M		From $V_{BAT}$ (rising) > $V_{POR}$ to device ready to receive WAKE ping, ramp up VBAT and VIO in 10µs			1	ms



#### over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>SU(WAKE_</sub> SHUT)	Startup from SHUTDOWN/VALIDATE to ACTIVE mode	From receiving WAKE ping (RX ping going low-to-high) to device in ACTIVE mode (ready to do $\mu$ ART /SPI communication) (CVDD= 0.22 $\mu$ F capacitor DVDD = 0.22 $\mu$ F capacitor)		2	3.5	ms
t <sub>SU(SLP2A</sub> CT)	Startup from SLEEP to ACTIVE mode (with Sleep2active ping)	From receiving SLP2ACT ping (RX ping going low-to-high) to device in ACTIVE mode (ready to do UART / SPIcommunication)			260	μs
t <sub>SU(WAKE_</sub> SLP)	Startup from SLEEP to ACTIVE mode (with WAKE ping)	From receiving WAKE ping (RX ping going low-to-high) to device in ACTIVE mode (ready to do UART / SPIcommunication)			600	μs
t <sub>RST</sub>	Reset time from ACTIVE mode to ACTIVE mode	From receiving WAKE ping (RX ping going low-to-high) or CONTROL1[SOFT_RESET]=1 to device in ACTIVE mode (ready to do UART /SPI communication)			600	μs
t <sub>SLP</sub>	From ACTIVE to SLEEP mode	From receiving SLEEP entry condition to enter in SLEEP mode			100	μs
t <sub>shtdn</sub>	From ACTIVE/SLEEP/VALIDATE to SHUTDOWN mode	From receiving SHUTDOWN entry condition to enter in SHUTDOWN mode (CVDD<1.2V)			5	ms
t <sub>valid_en</sub> try	From SHUTDOWN to VALIDATE	From fault tone toggling on COM port to DVDD hit above 1.75V	) 1(		10	ms
t <sub>valid_tim</sub> eout	time to validate fault tone before transition to SHUTDOWN state	Start from DVDD out of reset		150		ms
INH Drive	r TIMING	· · · · · ·				
t <sub>INH_DLY</sub>	After device enters VALIDATE, from first couplet of fault tone to INH pulled high			720		μs
PING SIG	NAL TIMING					
t <sub>HLD_WAK</sub> E	From user perspective, WAKE ping low time on MOSI/RX pin	VBAT > VPOR, RX pin (low-pulse width) VIO = 3.3 or 5V	2.5		3	ms
t <sub>HLD_SD</sub>	From user perspective, SHUTDOWN ping low time on MOSI/RX pin	VBAT > VPOR, RX pin (low-pulse width) VIO = 3.3 or 5V	12.5			ms
t <sub>StA</sub>	From user perspective, SLEEPtoACTIVE ping low time on MOSI/RX pin	VBAT > VPOR	250		300	μs
Daisy-cha	ain Communication Bus TIMING					
t <sub>PW_DC</sub>	COMM data Pulse width of data (half bit time) for communiction		230	250	270	ns
t <sub>COMTONE</sub>	Time between pulses within a comm tone (HFO based).	Transmit. From the beginning of a pulse 10.67 11 1		11.33	μs	
t <sub>COMTONE</sub> _PLS	Comm tone pulse width(HFO based)	Transmit	it 0.97 1 1		1.03	μs
t <sub>FLTTONE</sub>	Time between pulses within a fault tone (LFO based).	Only transmit HB tone, not FAULT tone. From the beginning of a pulse until the beginning of the next pulse.10.311.51		12.7	μs	
t <sub>FLTTONE_</sub> PLS	Fault tone or HB tone pulse width (analog delay based)			1		μs
n <sub>HBDET</sub>	HEARTBEAT: Number of pulses to detect as a valid tone (dig counter)	Detect		16		pulses
n <sub>FTONEDE</sub> T	FAULT TONE: Number of pulses to detect as a valid tone (dig counter)	Detect		64		pulses



over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>HB_PERIO</sub> D	HEARTBEAT: Period between HEARTBEAT Burst (from the beginning of a HEARTBEAT to the beginning of the next HEARTBEAT)		360	400	440	ms
t <sub>HB_TIMEO</sub> UT	HEARTBEAT: Timeout to considered as not receiing HEARTBEAT		0.9	1	1.1	s
t <sub>HB_FAST</sub>	HEARTBEAT: If HEARTBEAT is received within this time, it is considered receving HEARTBEAT too fast			200		ms
t <sub>FTONE_PE</sub> RIOD	Defined by BQ7961X, FAULT TONE: Period between FAULT TONE Burst	From the beginning of a FAULT TONE to the beginning of the next FAULT TONE		50		ms
t <sub>ft_laten</sub> cy	Fault Tone latency in Base Device	From the time device receives the tone to the time asserts NFAULT		24		μs
I/O TIMIN	IG (TX, RX, NFAULT)	· · · · · ·				
t <sub>RISE_TX</sub>	Rise Time	C <sub>LOAD</sub> = 100pF, VIO=3.3V or 5V		15		ns
t <sub>FALL_TX</sub>	Fall Time	C <sub>LOAD</sub> = 100pF, VIO=3.3V or 5V		15		ns
t <sub>FALL/</sub> RISE_RX	RX pin rise/fall time				100	ns
UART TI	MING					
UARTER R_BAUD	UART TX/RX baud rate (either 250K or 1Mbps) error		- 1.5		1.5	%
t <sub>UART(CLR</sub>	UART Comm Clear low time		15		20	bit period
t <sub>UART(RX_</sub> HIGH)	UART high time after Comm Clear, before sending Clear or Reset		1			bit period
SPI TIMIN	NG					
SCLK	SPI clock freq		2		6	MHz
n <sub>SPI(CLR)</sub>	SPI Comm Clear low time			8		bit
t <sub>SPI_R</sub>	SPI clock rising edge	25% to 75%			10	ns
t <sub>SPI_F</sub>	SPI clock falling edge	25% to 75%			10	ns
t <sub>SPI_CLKH</sub>	SPI clock high time		70			ns
t <sub>SPI_CLKL</sub>	SPI clock low time		70			ns
t <sub>8</sub>	Max SPI_RDY service interval. This time doesn't apply if total response bytes (payload + overhead) is less than 256 bytes	Read SCLK = 6MHz, with 30% SPI BUS idle time		1		ms
t <sub>9</sub>	From nCS (25%) to SCLK rising (75%)		500			ns
t <sub>10</sub>	From SCLK falling (25%) to nCS (75%)		500			ns
t <sub>11</sub>	From nCS rising(75%) to nCS falling(25%)	Don't drop nCS while SPI_RDY is low	1			μs
t <sub>12</sub>	From nCS falling (25%) to stable MISO(L:20% H:80%)			42	ns	
t <sub>13</sub>	From SCLK falling (25%) to stable MISO(L:20% H:80%)	Timing is defined at device pins, exclude propergation delay of PCB traces (from device perspective)		42	ns	
t <sub>14</sub>	From nCS rising (75%) to MISO drive to '1' (80%)	Timing is defined at device pins, exclude propergation delay of PCB traces (from device perspective)			42	ns
	Catur time refer to 750/ of CCL / riging		20			ns
t <sub>SU</sub>	Setup time, refer to 75% of SCLK rising		20			113



over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
n <sub>VALIDATE</sub>	Number of pulses needed (digital counter) to transition to validate mode	Sniffer is enabled, and device is in SHUTDOWN mode		64		pulses
		Sniffer is enabled, and device is in SHUTDOWN mode	20		52	μs
OSCILLA	TOR					
f <sub>HFO</sub>	HFO frequency		31.52	32	32.48	MHz
t <sub>HFOWDG</sub>	HFO watchdog time	Reset digital if HFO is stuck or period is > than the watchdog timer			35	μs
f <sub>LFO</sub>	LFO frequency		235.8	262	288.2	kHz
t <sub>LFOWDG</sub>	LFO watchdog time	Reset digital if LFO is stuck or period is > than the watchdog timer			35	μs

## 6.7 Typical Characteristics




图 6-1. Typical COMHN and COMHP characteristic



## 7 Detailed Description

## 7.1 Overview

The BQ79600-Q1 is a bridge IC designed to interface between microcontroller (MCU) and TI battery monitoring ICs (BQ7961X-Q1 family). It translates between daisy chain interface and SPI/UART interface. It is fully compatible with BQ7961X-Q1 family. When working with BQ7961X-Q1 family, BQ79600-Q1 supports automatic host wakeup through INH pin when unmask fault is detected in high voltage battery pack. Details can be found in  $\ddagger$  7.3.5 and  $\ddagger$  7.3.4. For convenience of traceability, each device is marked by DIE IDs and PARTID which could be found in  $\ddagger$  7.5 Register Summary Table.

## 7.2 Functional Block Diagram




图 7-1. Functional Block Diagram

## 7.3 Feature Description

## 7.3.1 Functional Modes and Power Supply

#### 7.3.1.1 Power Mode

The device has four power modes plus an Complete Off state. The functions supported under each power modes are summarized in  $\frac{1}{2}$  7-1 and the power state diagram is shown in  $\frac{1}{2}$  7-2.

- **COMPLETE OFF**: The voltage at the BAT pin is less than V<sub>BAT</sub> min, and all circuits are powered off.
- SHUTDOWN: The lowest power mode. Without VIO, device can only transition to VALIDATE. (If Sniffer used)
- **SLEEP**: A low power mode. Transition to ACTIVE is much faster compared to SHUTDOWN.
- ACTIVE: Full power mode. Device can communicate between MCU and daisy chain.
- VALIDATE: This state is to validate if there is real fault tone from stack devices. If fault tone is validated, drive INH pin towards VBAT (INH pin is latched until cleared by user). Device goes back to SHUTDOWN if t<sub>VALID\_TIMEOUT</sub> or sleep timer expires. (t<sub>VALID\_TIMEOUT</sub> timer is reset if fault tone is detected, detecting Heartbeat tone doesn' t reset timer.) This state is bypassed if <sup>††</sup> 7.3.5 is disabled (by default). Once entered this state, a status bit [VALIDATE\_DET] is set in next ACTIVE such that host knows what happened. Without VIO, device can only transition to SHUTDOWN. NFAULT pin is low in this mode.



表 7-1. Functions Summary							
FUNCTIONAL BLOCK <sup>(1)</sup>	SHUTDOWN	VALIDATE <sup>(3)</sup>	SLEEP	ACTIVE			
Data Communication RX/TX				If VIO_UV_R = 1			
Time out		Sleep Timeout	Sleep Timeout	Comm Timeout			
Tone RX (HB/Fault)		$\checkmark$	Depends on [DIR_SEL	] and [TONE_RX_EN]			
Tone TX (WAKE/ SLP2ACT/ SHUTDOWN/ HWRST) <sup>(5)</sup>				~			
Tone TX (HB)			Depends on [DIR_SEL] and [HB_TX_EN]				
COM embedded fault				[FCOMM_EN] =1			
Sniff detector on COM*	If host enables this feature <sup>(2)</sup>						
Wake/Shutdown Ping	If VIO_UV_R = 1	If VIO_UV_R = 1	If VIO_UV_R = 1	If VIO_UV_R = 1			
SLP2ACT Ping			$\checkmark$				
NFAULT Driver		~	$\checkmark$	~			
LFO		$\checkmark$	$\checkmark$	$\checkmark$			
HFO				$\checkmark$			
INH Driver	Holds State	$\checkmark$	INH_DIS[1:0] != 2' b11	INH_DIS[1:0] != 2' b11 <sup>(4)</sup>			
CVDD/DVDD		$\checkmark$	$\checkmark$	$\checkmark$			
Thermal Shutdown		$\checkmark$	$\checkmark$	$\checkmark$			


Once device in SLEEP/ACTIVE, losing VIO doesn't directly cause change of state, it causes loss of data communication to MCU.
 If host writes [SNIFDET EN] = 1 & [SNIFDET DIS] = 0 in ACTIVE mode, even device shuts down, enable signal is still valid. Sniff

detector is enabled or disabled by a latch powered by always on power supply.

(3) This mode is bypassed if sniff detector is not enabled, see register DEV\_CONF1.

(4) INH can only be triggered by [INH SET GO] bit in ACTIVE.

(5) Device does not recognize WAKE/ SLP2ACT/ SHUTDOWN/ HWRST tone sent by stack devices.




#### 图 7-2. Power State Diagram



## 7.3.1.2 Pings

A "ping" is a specific signal pattern to change power mode of BQ79600-Q1. There are total of 3 different pings:



#### 图 7-3. Communication Pings

- Device does not transmit any tones to stack devices due to the receiving of pings.
- After sending in SHUTDOWN ping, host has to wait t<sub>SHTDN</sub> before sending another ping.
- If nCS = '1', all of the pings above are ignored by the device.

#### 备注

If device is shut down through SHUTDOWN ping (COMH RX and COML RX are disabled at next wake up), host needs to send 1<sup>st</sup> WAKE ping, wait t<sub>SU(WAKE SHUT)</sub>, and then send 2<sup>nd</sup> WAKE ping.

	UART	SPI WITH SCLK TOGGLING	SPI WITHOUT SCLK TOGGLING				
ACTIVE	[COMMCLR_DET]=1, [STOP_DET]=1	[COMCLR_ERR]=1, [COMMCLR_DET]=0	[FMT_ERR]=1, [COMCLR_ERR]=0, [COMMCLR_DET]=0				
SLEEP	[COMMCLR_DET]=1, [STOP_DET] =0, transitions to active mode	[COMCLR_ERR]=0, [COMMCLR_DET]=0, transitions to active mode	[FMT_ERR]=0, [COMCLR_ERR]=0, [COMMCLR_DET]=0, transitions to active mode				

#### 表 7-2. Device Behavior when SLP2ACT Ping is Sent

#### 7.3.1.3 SPI/UART 选择

通过硬件选择 SPI 或 UART 接口:通过电阻器将 nUART/SPI 引脚连接到 VIO(SPI 接口),或连接到 GND (UART 接口)。每次从关断模式切换到活动模式时,器件都会确定 UART 或 SPI 模式。在切换到活动模式之前,所选模式被锁定。VIO 必须高于 V<sub>VIO\_UV\_R</sub>。活动模式下,nUART/SPI 引脚用作 SPI\_RDY 的输出指示。更多信息请查阅 节 7.3.2.1.2.2.1。



## 7.3.1.4 Digital Reset

Digital reset is when digital core of the device in reset mode. It is not a power mode. Once device comes out of digital reset, [DRST] bit is set to '1', registers that are not included in NVM are set to RESET VALUE, registers included in NVM would be NVM program value. There are several conditions in which the device will go through a digital reset:

- A WAKE ping is received.
- The CONTROL1 [SOFT\_RESET] = 1 command is sent in ACTIVE mode.
- Power supply faults. DVDD UV or CVDD UV is detected.
- A HFO or LFO watchdog fault will reset the digital.

#### 7.3.1.5 Power Mode in BMS System

It is recommended to follow the power state combinations below to save system level power.

A 1-3. Fower mode combination Summary					
STACK MONITORING IC	BQ79600-Q1	COMMENT			
ACTIVE	ACTIVE	Recommended			
SLEEP	SLEEP	Recommended			
SLEEP	SHUTDOWN	Recommended			
SHUTDOWN	SHUTDOWN	Recommended			
Other combinations		Not recommended			

#### 表 7-3. Power Mode Combination Summary

#### 7.3.1.6 Power Supply

This section provides an overview of each supplies for both user cases: without using Reverse Wakeup and with using Reverse Wakeup. See the  $\ddagger$  7.3.6 for diagnostic control and fault detection on the power supplies block.

表 7-4. Power Supply Summary							
NAME	W/O REVERSE WAKEUP USER CASE	W/ REVERSE WAKEUP USER CASE					
VIO	This supply is powered by regulated 3.3V or 5V from SBC (PMIC), it powers UART/SPI interface pins.						
BAT	This supply is powered by regulated 5V from SBC (PMIC).	This supply is powered by unregulated 12V battery.					
AVAOREF	This supply is generated from VBAT. It is always on if VBAT block.	This supply is generated from VBAT. It is always on if VBAT exists. It powers REFSYS and Power mode control block.					
AVDDREF	This supply is derived from AVAOREF. AVDDREF and AVAO SHUTDOWN mode.	This supply is derived from AVAOREF. AVDDREF and AVAOREF are connected by a switch, the switch is open in SHUTDOWN mode.					
DVDD	This supply is generated by the internal DVDD LDO. It is the from CVDD and generates a nominal 1.8V. It will not be used						
CVDD	This supply is powered by regulated 5V from SBC(PMIC). It is the supply for daisy chain interface.	This supply is generated by the internal CVDD LDO. It is the supply for the daisy chain interface (or vertical interface, VIF). It takes the input voltage from VBAT and generates a nominal 5V. It will not be used to power any external circuit.					


## 表 7-4. Power Supply Summary

#### 7.3.1.7 Shutdown


Power Mode Transition Example


#### BQ79600-Q1 ZHCSR35A - NOVEMBER 2019 - REVISED AUGUST 2020













#### 7.3.2 Communication

This device is used as a bridge (base) device in daisy chain configuration, as showed in figure below. It communicates with MCU through UART or SPI and communicates with stack devices through daisy chain (proprietary interface). MCU always initiates communication with a Command frame. In the system, BQ devices would never send data back to MCU before MCU requests. And MCU needs to wait all expected response frames before sending next command frame. Thus, communication scenarios can be put into 2 categories:

- MCU sends Write Command frames to BQ devices. Write Command frames don't incur Response frame.
- MCU sends one Read Command frame to BQ devices and waits till all Response frames are received.




图 7-6. System Communication Diagram

Rest of the section talks about how data and tone are communicated among host, bridge, and stack devices:  $\ddagger$  7.3.2.1 ( $\ddagger$  7.3.2.1.1 and  $\ddagger$  7.3.2.1.2 protocol),  $\ddagger$  7.3.2.2. It also talks about  $\ddagger$  7.3.2.3 and  $\ddagger$  7.3.2.4.

#### 7.3.2.1 Data Communication Protocol

#### 7.3.2.1.1 Frame Layer

The communication frame is defined in figure below. It is made up of 5 types of information: initialization character (INIT), device address characters, register address character, data character(s) and CRC characters. Each character is transmitted at UART/ SPI/ Daisy Chain physical level, whose format is defined in following **†** 7.3.2.1.2 section. There are 3 types of transaction frames: **Read Command Frames**, **Write Command Frames** and **Response Frames**. They follow the structure in the figure below.

INIT [7:0] DEV ADR [7:0] RE	G ADR [15:0] DATA byte	e(s) CRC [15:0]
-----------------------------	------------------------	-----------------

	Frames	INIT	DEV ADR	<b>REG ADR</b>	DATA	CRC	
Read	Single Device Read	Always 0x80	Y	Y	# of byte requested (max value	Y	
Command	Stack Read	Always 0xA0	Ν	Y	127, meaning 128)	Y	
Frame	Broadcast Read	Always 0xC0	N	Y		Y	
Write	Single Device Write	Y	Y	Y	Actual payload (1-8 bytes)	Y	
Command	Stack Write	Y	N	Y		Y	
Frame	Broadcast Write	Y	N	Y		Y	
	Broadcast Write Reverse <sup>(5)</sup>	Y <sup>(5)</sup>	N	Y <sup>(5)</sup>	Y <sup>(5)</sup>	Y	
Response Frame		Y	Y	Y	Actual payload (1-128 bytes)	Y	

#### 图 7-7. Command/Response Frame Structure

Notes:

- When BQ79600-Q1 is used as bridge device, to read BQ devices information, host SHALL NOT use Broadcast Read command but only Single Device Read or Stack Read. The reason is BQ79600-Q1 register address does not overlap with stack devices, it would only return 0x00 to Broadcast Read command.
- For Stack Read command, the response is broken into individual response frames from each device addressed. Each device (address N) in the stack waits until the device above it (address N+1) responds before device N sends its own data back.
- After a read command frame is transmitted, the host must wait for all expected responses to return (or timeout: t<sub>WAIT READ MAX</sub>) before initiating a new command frame.
- A response frame is not mandatary. A response frame is only received after a read command frame.

#### BQ79600-Q1 ZHCSR35A - NOVEMBER 2019 - REVISED AUGUST 2020



- Broadcast Write Reverse command frame should only be used to config [DIR\_SEL] bit, not for any other purposes. INIT byte is 0xE0, Reg address byte is 0x309 (BQ7961X-Q1), data byte is 0x80.
- Bytes received on COMH/COML are NOT propagated up to the stack; while bytes received on the SPI/UART are propagated to COMH or COML depending on [DIR\_SEL].
- Even if there is a byte error, data is still forwarded from VIF to SPI (buffer)/UART; if there is a byte error, data doesn't forward from SPI/UART to VIF.

			Command Frame		Response Frame	1				Command/Response Frame
	Bit	Bit Name	Description	Bit Name	Description			Bit	Bit Name	Description
	7	FRAME_TYPE	1 = Command Frame	FRAME_TYPE	0 = Response			7	RSVD	Should always write "0"
					Frame		DEV	6	RSVD	Should always write "0"
	6	REQ_TYPE	000 = Single Device Read 001 = Single Device Write 010 = Stack Read	RESPONSE_BYTE	Number of the data bytes		AC D	5:0	Device Address	Set the device address range from 0x00 to 0x3F
	5		010 = Stack Read 011 = Stack Write		0x00 = 1 byte					
			100 = Broadcast Read		0x00 = 1 byte 0x01 = 2 bytes					Command/Response Frame
	4		101 = Broadcast Write 110 = Broadcast Write Reverse		: 0x7F = 128 bytes			Bit	Bit Name	Description
μT	3	RSVD	110 = Broadcast while Reverse 111 = RSVD (1)RSVD. This bit is ignored		0x7F = 126 bytes		ច់ម	7:0	Register Address (MSB)	Target or beginning of the register address
	2	DATA_SIZE	Number of data bytes, excluding				REG	7:0	Register Address (LSB)	Target or beginning of the register address
	1		device address, register address or CBC							
	0							Bit	Bit Name	Description
			000 = 1 byte				٩	7:0	Data Byte[0]	Data Byte[0]
			001 = 2 bytes				АТА			
			111 = 8 bytes					7:0	Data Byte [n]	Data Byte[n]

			Command/Response Frame
	Bit	Bit Name	Description
свс	7:0	CRC (MSB)	CRC-16-IBM polynomial (x16 + x15 + x2 + 1 or 1100000000000101) with 0xFFFF initialization
ö	7:0	CRC (LSB)	CRC-16-IBM polynomial (x16 + x15 + x2 + 1 or 1100000000000101) with 0xFFFF initialization

图 7-8. Frame Byte Definition

Notes:

- INIT character: (1) No function to this selection, but this selection sets the [RC\_IERR] error flag.
- Device Address character: Bit 6 and 7 are reserved; 0x4F to 0xFF is decoded as 0x3F by device.
- Register Address characters: Register addresses are two bytes in length. They indicate the targeted register address on a single byte read/write, or the beginning of the register address on a multi-byte read/write. If an invalid register address is set on a write command, the command will be ignored. If an invalid register address is set on a read command, a 0x00 will be returned as response.
- Data characters can be:
  - Single data byte, it represents number of registers requested in Read Command Frame. The BQ79600-Q1 supports up to 128 byte reads. The valid data byte for read command frame is 0b0000000 0b1111111. The MSB of the data byte is ignored for read command frames. For example, 0b10011001 is read as 0b00011001 and returns data from 26 registers.
  - Actual payload in Write Command Frame (max 8 byte) or Response Frame (max 128 byte).
- CRC characters:
  - The CRC value is checked as the first step (assume no physical layer error, no [RC\_IERR], no [RC\_SOF], no [RC\_BYTE\_ERR]) after receiving the communication frame. If the CRC is incorrect, the entire frame is discarded and not processed. Any additional frame errors are not checked.
  - The frame with CRC error is still transferred up/down the stack. Every device processing this frame will also detect a CRC error. Hence, it is possible to have multiple devices indicating CRC fault on the same communication frame. If a CRC error occurs in the response frame from address N+1, device N does NOT append its own message and an invalid CRC fault is generated. For example, if device 15 finds response frame from device 16 has invalid CRC, device 15 doesn't send its own response frame.



The device uses a CRC (cyclic redundancy check) to protect data integrity during transmission. The device uses the CRC-16-IBM polynomial (x<sup>16</sup> + x<sup>15</sup> + x<sup>2</sup> + 1) with 0xFFFF initialization.

#### 7.3.2.1.1.1 Calculating Frame CRC Value

The CRC calculation by the transmitter is in bit-stream order across the entire transmission frame (except for the CRC). When determining bit-stream order for implementing the CRC algorithm, it is important to note that protocol bytes transmit serially, least-significant bit first. 🛛 7-9 illustrates the bit-stream order concept.




图 7-9. Bit-Stream Order Explanation

The CRC (0x0000) is appended to the end of the bit-stream. This bit-stream is then initialized by XOR'ing with 0xFFFF to catch any leading 0 errors. This new bit-stream is then divided by the polynomial (0xC002) until only the 2-byte CRC remains. During this process, the most significant 17 bits of the bit stream are XOR' d with the polynomial. The leading zeroes of the result are removed and that result is XOR' d with the polynomial once again. The process is repeated until only the 2-byte CRC remains. For example:

Example 1: CRC Calculation Using Polynomial Division

```
Command Frame = 0x80 00 02 0F 0B (0b1000 0000 0000 0000 0000 0010 0000 1111 0000 1011)
Command Frame in bit stream order = 0x01 00 40 F0 D0 (0b0000 0001 0000 0100 0000 1111 0000
1101 0000)
After Initialization (XOR with 0xFFFF) = 0b1111 1110 1111 1111 0100 0000 1111 0000 1101 0000
1111 1110 1111 1111 0100 0000 1111 0000 1101 0000 0000 0000 0000 #append 0x0000 for CRC
1100 0000 0000 0010 1 #XOR with polynomial
0011 1110 1111 1101 1100 0000 1111 0000 1101 0000 0000 0000 0000 0000
11 1110 1111 1101 1100 0000 1111 0000 1101 0000 0000 0000 0000 #delete leading zeros from
previous result
11 0000 0000 0000 101 #XOR with polynomial
00 1110 1111 1101 0110 0000 1111 0000 1101 0000
1100 0110 0000 0001 0000 0000
1100 0000 0000 0010 1 #XOR with polynomial
0000 0110 0000 0011 1000 0000
110 0000 0011 1000 0000
110 0000 0000 0001 01 #XOR with polynomial
000 0000 0011 1001 0100
0000 0011 1001 0100 #CRC result in bit stream order
1100 0000 0010 1001 #final CRC result in normal order
CRC final 0xC029
```

#### 7.3.2.1.1.2 Verifying Frame CRC

There are several methods for checking the CRC of a frame. One method is to simply calculate the CRC for the transmitted command except the last two bytes (CRC bytes) using the method described in the previous section, and then compare that result with the transmitted CRC bytes. A more simple option is to run the entire transmission through the CRC algorithm. If the CRC is correct, the result is 0000. In this case, the initial zero padding of the bit-stream with 16 zeroes is not necessary. Using the previous result and running through the algorithm produces the following results:



#### Example 1: CRC Verification Using Polynomial Division:

Command Frame = 0x80 00 02 0F 0B (0b1000 0000 0000 0000 0000 0010 0000 1111 0000 1011) CRC to Check = 0xC029Command Frame w/ CRC in bit stream order = 0x80 00 02 0F 0B C0 29 (0b1000 0000 0000 0000 0010 0000 1111 0000 1011 0000 0011 1001 0100) After Initialization (XOR with 0xFFFF) = 0b0 1111 1110 1111 1111 0100 0000 1111 0000 1101 0000 0000 0011 1001 0100 1111 1110 1111 1111 0100 0000 1111 0000 1101 0000 0000 0011 1001 010 #delete leading zeros from previous result 1100 0000 0000 0010 1 #XOR with polynomial 0011 1110 1111 1101 1100 0000 1111 0000 1101 0000 0000 0011 1001 0100 11 1110 1111 1101 1100 0000 1111 0000 1101 0000 0000 0011 1001 0100 #delete leading zeros from previous result 11 0000 0000 0000 101 #XOR with polynomial 00 1110 1111 1101 0110 0000 1111 0000 1101 0000 0000 0011 1001 0100 1100 0110 0000 0010 1001 0100 1100 0000 0000 0010 1 #XOR with polynomial 0000 0110 0000 0000 0001 0100 1 1000 0000 0000 0101 00 1 1000 0000 0000 0101 #XOR with polynomial 0 0000 0000 0000 0000 00 0x0000 #verfiy that CRC checks out valid

#### 备注

The result of '0b0000 0000 0000 0000' for the CRC indicates a successful check.


# 7.3.2.1.2 Physical Layer

#### 7.3.2.1.2.1 UART

Communication between host and BQ79600-Q1 can be configured to UART mode, refer to  $\ddagger$  7.3.1.3. The UART interface baud rate is default to 1Mbps at power up or digital reset. The UART interface follows the standard serial protocol of 8-N-1 (see  $\boxtimes$  7-10), where it sends information as a START bit, followed by eight data bits, and then one STOP bit. The STOP bit indicates the end of the byte. The protocol also supports two STOP bits. When the device is configured as 2 stop bits ([TWO\_STOP\_EN] = 1, stack devices should also be set as two stop bits), the UART response frame from the device to MCU will always return with 2 stop bits.

The UART sends data on the TX pin and receives data on the RX pin. When idle, the TX and RX are high. TX is always pulled to VIO internally while in ACTIVE or SLEEP mode, whether enabled or disabled.

The UART interface is strictly a half-duplex interface. While transmitting, any attempted communication on RX is ignored. The only exception is  $\ddagger$  7.3.2.1.2.1.2.



#### 图 7-10. UART Character Definition

Note: User can change baud rate using register bit [UART\_VIF\_BAUD] for debug purpose.


#### 7.3.2.1.2.1.1 TX HOLD OFF

UART transmitter is configurable to wait a specified number of bit periods after the last bit reception of Single Device read command frame from host before starting transmitting Response Frame using the TX\_HOLD\_OFF register, as showed in 图 7-11. This provides time for the host to switch the bus direction at the end of its transmission.



备注

Host does not need to configure register TX\_HOLD\_OFF in BQ79600-Q1 if Stack Read command is used. Host shall not use Broadcast Read Command.



## 图 7-11. TX HOLD OFF Timing Diagram

#### 7.3.2.1.2.1.2 UART COMM CLEAR

备注

Comm Clear concept only applies to bridge device not stack device.

Comm Clear command is used to clear the receiver and instruct it to look for a new start of frame. (Resync up with host) The next byte following the Comm Clear is considered a "start of frame" byte. The digital receiver continuously monitors the RX line for Comm Clear condition which is RX pin is held low for tUART (CLR) bit periods, showed in 🕅 7-12.

When Comm Clear is detected, FAULT\_COMM1 [COMMCLR\_DET] and FAULT\_COMM1 [STOP\_DET] are set. [STOP\_DET] flag is set because the Comm Clear timing violates the typical byte timing and the STOP bit is seen as '0'. The only exception to this is when a COMM CLEAR is sent while BQ79600-Q1 is in sleep. If this is the case, there is no STOP error flag.




图 7-12. Comm Clear Timing

7.3.2.1.2.2 SPI

备注

为支持菊花链 (异步协议)和 SPI (同步协议)之间的通信, BQ79600-Q1 需要使用 节 7.3.2.1.2.2.1。

主机与 BQ79600-Q1 之间的通信可配置为 SPI 模式。请参阅 节 7.3.1.3。主机始终是 SPI 主设备,而 BQ79600-Q1 始终是从设备。在物理层, SPI 是一个五引脚接口,包括 4 个通用引脚(nCS、SCLK、MOSI 和 MISO)以及 SPI\_RDY。在 SPI 接口上,每个位在时钟从低电平到高电平转换时被捕捉,在时钟从高电平到低电平转换时被传输,一个字节包括 8 位,如图 7-13 所示。请注意,MISO 在空闲模式下被驱动为高电平。如果 MCU 与多个从器 件通信,请在 BQ79600 MISO 和 MCU 之间添加一个三态缓冲器。






图 7-13. SPI 时序和字节定义


备注

虽然 SPI 接口在物理层是全双工的,但在帧层,它实际上是半双工,因为菊花链仅支持半双工。这意味着在给定的时间,MCU 和器件之间只传输一个命令帧或响应帧。

- 当命令从 MCU 发送到器件时, BQ79600 TX FIFO(2个缓冲器)应为空, 0xFF 发送到 MCU (FIFO 诊断模式下除外)。
- 当响应从器件发送到 MCU 时, MCU 应在 0xFF 中计时
- 主机应在 2MHz 至 6MHz 范围内提供 SPI 时钟。此范围由 FIFO 的预定义大小确定。即使 SPI 能够以 6MHz 频率运行,它也不会增加整个系统的吞吐量,因为菊花链速度仍会限制吞吐量。
- 为避免菊花链接口上的冲突, MCU 必须等到接收到所有预期的响应帧(或等待计时器到期)后再向 BQ79600 发送另一个命令帧。请参阅图 7-16 中的流程图。
- 当不向器件发送命令帧时,主器件应始终将 MOSI 驱动为'1'。
- **主机读取模式**:从主机角度来看,读取模式介于有效读取命令的第一个字节和接收到的最后一个预期字节之间。
- 器件读取模式:从有效读取命令的第一个字节开始,当 TX FIFO 超时且 FIFO 为空时,器件为读取模式。器件 读取模式是主机读取模式的子集。(用于理解通信故障寄存器 0x2301 和 0x2302 的概念)
- 除 Comm Clear 外,器件在退出器件读取模式之前拒绝来自 MOSI 的任何数据。
- TX FIFO 超时后, SPI 模块拒绝来自菊花链(堆栈器件)或自身的任何数据 List item.referenceTitle,直到再次进入器件读取模式。
- 对于命令帧,器件使用 nCS 的下降沿指示帧开始,上升沿指示帧结束。MCU 需要在整个帧(最多 14 个字符)内切换并保持 nCS 处于低电平,在该帧结束时将 nCS 切换回高电平。当 nCS 为低电平时,冻结 SCLK 是合法的。不支持命令帧中间的 nCS 脉冲。



• 对于响应帧, nCS 无需始终保持低电平, 尽管它可以像发送命令帧一样。主机可以将 nCS 切换为高电平, 在 帧中间(字节边界处)停止 SPI 读取。






#### 7.3.2.1.2.2.1 SPI\_RDY 和 SPI FIFO

SPI\_RDY 是一个输出信号,指示主机数据已准备好进行通信。SPI FIFO 图 7-15 是器件中用于临时存储传入/传出数据的缓冲器。需要它们的原因如下:

- 菊花链波特率默认约为 1Mbps,一旦主机请求大量数据,例如 400 字节,器件的菊花链接收器会尝试将其发送回主机,但由于器件不具有 SCLK,无法控制何时读取数据。因此,当主机未读取数据时,器件需要将传入的数据存储在 TX FIFO 中。即使主机正在读取数据,仍需要 FIFO 来处理 SPI 和菊花链之间的波特率差异。
- 由于 TX FIFO 的深度有限,因此需要 SPI\_RDY。如果主机请求的数据超过 256 字节,而主机未及时为器件提供服务(读出数据),则会发生数据溢出。SPI\_RDY 指示主机已准备好读取或写入一定数量的数据,例如,如果主机请求 129 字节,SPI\_RDY 第一次会标记 128 字节就绪,第二次标记 1 个字节就绪。有关详细信息,请参阅表 7-5。



#### 图 7-15. SPI FIFO 简化图

TX FIFO 包含两个 128 字节缓冲器 (一起用作乒乓缓冲器)。

- 1. Ping 缓冲器填满时, Pong 缓冲器应为空, 以便存储传入的数据。
- 2. 填写 Pong 缓冲器时,正在读取 Ping 缓冲器。一旦被读取,缓冲器中的每个字节被复位为 0xFF。在 Pong 缓冲器填满之前, Ping 缓冲器应为空(读出)。



- 3. Pong 缓冲器填满后, Ping 缓冲器会接替上来。
- 4. 器件执行此循环(步骤1至3),直到接收到所有响应数据。
- 5. 主机必须以足够快的速度读取 TX FIFO,以便在 Pong (Ping)缓冲器写满之前读取 Ping (Pong)缓冲器并准备 好存储来自菊花链的数据。

	案例编 号	高 -> 低	低 -> 高
		а	b
主机写 入	1	当 RX FIFO >= 16 字节时,在 2 μ s 内。	当 RX FIFO < 8 个字节时,在 a1 事件后 2 µ s 内。
	2	在器件接收到读取命令帧的第1个字节后5µs内。	Ping (pong) 缓冲器填满后 1us 内。
主机读取		正在读取的 TX 缓冲器变为空(在向外传输缓冲器中最后一个字节的最后一位之前) 注意:一旦变为低电平, SPI_RDY 无论如何都会保持低电平 2μs。	发生 TX FIFO 超时 注意:当 SPI_RDY 为高电平时(主机正在读取 TX FIFO 时),可能会发生 TX FIFO 超时。在这种情况 下,在事件 a3 之后, SPI_RDY 会保持低电平大约 2 µ s,然后恢复为高电平。

## 表 7-5. SPI\_RDY 行为总结

注:

- SPI\_RDY 仅设置标志,不控制数据流入或流出设备。
- 一旦进入设备读取模式,设备将拒绝来自主机的 COMM CLEAR 以外的任何数据, a1 和 b1 不再适用。
- TX FIFO 超时: SPI 模块从菊花链或 BQ79600-Q1 本地接收到一个字节的数据后,计时器启动;如果 30 μ s 内没有收到数据,则该计时器超时。

#### 7.3.2.1.2.2.2 Flow to Read/Write BQ79600-Q1

User shall follow flow chart 图 7-16 to do read from device and 图 7-17 to do write to device activities.






图 7-16. Flow Chart to Read from Device

#### 备注

MCU shall check SPI\_RDY pin at least every t8 (max service interval). t8 = 1ms at SCLK =  $6MHz / 890 \mu s$  at SCLK =  $4MHz / 550 \mu s$  at SCLK = 2MHz assuming host starts to read TX FIFO right after detecting SPI\_RDY = '1 and SPI bus has 30% idle time in the process of reading 128 bytes.

- For response frame, nCS has to be toggled high after reading the last byte of data in the current buffer.
- t<sub>WAIT\_READ\_MAX</sub>
  - stack read/single device read from stack devices, with n stack devices, request m bytes in total (payload + overheads, from all stack devices), wait time: (n-1)\*3 μ s\*2 + m\*10 μ s + 100 μ s.
  - single device read from BQ79600-Q1, request m bytes , wait time:  $100 \ \mu$  s + m\*10  $\mu$  s.






图 7-17. Flow Chart to Send Write Command Frame to Device

#### Notes:

- Since write command frame doesn't incur response frames, host shall discard data from MISO pin.
- If host sends partial data, the device would keep waiting the rest of command data till communication time out happens. Refer to 节 7.3.2.4 for details.


7.3.2.1.2.2.3 SPI COMM CLEAR

备注

SPI Comm Clear 命令仅适用于桥接器件,用于清除 FIFO 并复位 SPI 模块。

它使 BQ79600-Q1 停止发送响应;它无法停止堆栈器件向 BQ79600-Q1 发送响应数据。如果主机仍然无法与器件通信,主机最终可以使用 SHUTDOWN ping,然后使用 WAKE ping 重启器件。器件在 ACTIVE 状态下仅响应 Comm Clear 命令。在以下情况下使用 SPI Comm Clear 命令:

- SPI\_RDY 为低电平超过预期时间,即 READ 模式中的 t<sub>SPI\_RD\_WAIT\_MAX</sub> (图 7-16),而在将写命令帧发送到器 件时为 220 µ s。请勿在此等待时间结束前发送 Comm Clear 命令。
- 主机读回的数据有 CRC 错误。
- 主机无法与器件通信。



#### 图 7-18. SPI Comm Clear

SPI Comm Clear 被严格定义为 nCS 切换至低电平,8 位 '0', nCS 切换至高电平如图 7-18 所示。nCS 在发送 Comm Clear 时必须保持低电平。如果在 nCS 变为高电平之前在 MOSI 引脚上检测到其他数据,则设置



[COMCLR\_ERR] 位 ,器件将忽略格式错误的 Comm Clear。格式正确的 Comm Clear 仅触发 [COMMCLR\_DET]。如果使用 Comm Clear,可以触发 DEBUG\_SPI\_FRAME [TR\_SOF](发送本地数据时)、 [RC\_SOF](接收部分数据)和[TS\_WAIT](发送菊花链数据时)。

#### 7.3.2.1.2.3 Daisy Chain

Daisy chain is the interface (COMH/COML) communicating to stack devices. It is bi-directional and half duplex, and, therefore, has a transmitter (TX) and receiver (RX) on both COMH and COML interfaces, 图 7-1. Signal going in and out of daisy chain port is taken care by the device. To use the device, host does not need to know daisy chain physical layer protocol (bit definition, byte definition and byte transferring). Host just needs to control SPI or UART port properly. Still, for user's information, daisy chain physical layer protocol is described below.

Daisy chain bit is transmitted between COM\*P and COM\*N in fully differential fashion, see 图 7-19.

Daisy chain byte uses an asynchronous 13-bit byte-transfer protocol. The definition of each bit in the byte is defined in  $\frac{1}{8}$  7-6. Byte to byte transmission is captured in  $\frac{1}{8}$  7-20.




图 7-20. Daisy Chain Byte/ Byte Transfer Definition



BIT NAME	DESCRIPTION
Preamble (half-bit)	Indicates a start of byte transaction, signaling the receiver to start sampling. This half-bit and the following 2 SYNC bits are used for extra timing information.
SYNC[1:0]	Always 0b00. The SYNC bits are used for the digital to assess the timing and noise level on the byte, improving the detection of a '1' and '0' in a noisy environment.
Start-Of-Frame (1-bit)	The Start-Of-Frame (SOF) bit defines the byte as the INIT byte (initialization byte) in the frame, refer to [3] 7-8. Stack device needs this information in order to process the communication.
Data[7:0]	The actual 8-bit payload.
Byte Error BERR (1-bit)	For BQ79600-Q1, BERR is always '0' in command frames sent to stack device. While in received response frames, if it is '1', it indicates last device DEBUG_COM*_PHY[PERR] = 1.
Postamble (half-bit)	Indicates the end of byte transaction.

#### 表 7-6. Daisy Chain Byte Definition

#### 7.3.2.2 Tone Communication Protocol

Other than data, certain information is transmitted using tone: signals to change power state of stack device (SLP2ACT tone, WAKE tone, SHUTDOWN tone, HWRST tone), signals related to faults (FAULT tone and HEARTBEAT tone). The definition of each tone is defined in  $\mathbb{E}$  7-22 and  $\mathbb{E}$  7-21.

Device can transmit and receive tones in summary below:

表	7-7.	Available	Tones <sup>*</sup>	to	BQ79600-Q1
---	------	-----------	--------------------	----	------------

DIRECTION	NAME
Receive	FAULT tone and HEARTBEAT tone
Transmit	SLP2ACT tone, WAKE tone, SHUTDOWN tone, HWRST tone, HEARTBEAT tone


Note:

- Device does not transmit Fault Tone as it uses  $\ddagger$  7.3.3.2.1 to signal fault if enabled.
- SLP2ACT/WAKE/SHUTDOWN/HWRST tone transmitting is on demand when corresponding bit in register CONTROL1 and CONTROL2 is set.
- When bridge device in SHUTDOWN, wakeup bridge device doesn't change power mode of stack devices.
- Receiving threshold value is defined as n<sub>HBDET</sub>, n<sub>FTONEDET</sub> in section 6.6.
- Transmitting number is predefined by device in 表 7-8.


#### 表 7-8. Transmitting Tones Summary Table

	SLP2ACT	WAKE	SHUTDOWN	HWRST	HEARTBEAT (SLEEP only)
N of Couplets Transmitted in Single Burst	30	90	270	810	30
Burst Period	NA	NA	NA	NA	400ms





#### 图 7-21. FAULT Tone and HEARTBEAT Tone Definition



#### 图 7-22. SHUTDOWN, HEARTBEAT, HWRST, SLP2ACT Tone Definition

#### 7.3.2.3 Device Auto Addressing / Ring Communication

备注

The host starts communication at least 100µs after changing the [DIR\_SEL] setting to ensure the device finishes the COMH/COML reconfiguration.

#### 7.3.2.3.1 Auto-Addressing

To properly communicate to every device in daisy chain, host has to assign a unique device address to every device. This process is called Auto-addressing. This step is required every time devices come out of SHUTDOWN or digital reset.  $\frac{1}{7}$  7-9 describes a procedure to bring up a system of 1 bridge device and 3 stack devices from SHUTDOWN to a state ready to do read/write communication.

· All device addresses must be sequential

STEP	WORK WITH BQ7961X-Q1
1	send WAKE ping on RX (wakeup BQ79600-Q1)
2	single device write to BQ79600-Q1 CONTROL1 [SEND_WAKE] = 1 (wake up stack devices)
3	dummy stack write data 0x00 to register 0x343 to 0x34A (sync up internal DLL). These are 8 separate write commands.
4	brdcast write 0x01 to address 0x309 (enable auto addressing)

Copyright © 2022 Texas Instruments Incorporated



STEP	WORK WITH BQ7961X-Q1
5	brdcast write consecutively to 0x306 = 0,1,2,3 (address 1-3 assigned to BQ7961X-Q1, 0 assigned to BQ79600-Q1)
6	brdcast write 0x02 to address 0x308 (set BQ7961X-Q1 as stack device )
7	single device write to device 3: data 0x03 to address 0x308 (set 3rd BQ7961X-Q1 as top of stack, BQ79600-Q1 is default to base)
8	dummy stack read registers 0x343 to 0x34A (sync up internal DLL). These are 8 separate read commands.
9	stack read address 0x306 (read back to verify address are correct for stack devices)
10	single device read to BQ79600-Q1, verify 0x2001 = 0x14
11	finish initialization


#### A states a state state Et source - -7 00(-)

#### 7.3.2.3.2 Ring Communication (optional)

A ring communication (optional) allows the system to establish communication from either direction. This allows the system to continue communicating to all stack devices even if one piece of daisy chain cable is broken.

表 7-10 describes a procedure auto address 图 7-23(b): to bring up a system of 1 bridge device and 3 stack devices from SHUTDOWN to a state ready to do read/write communication in reverse direction.

To change communication direction from **8** 7-23(a) to **8** 7-23(b), follow the steps 2, 4-14. (Assuming all devices in (a) are already in ACTIVE and auto addressed as described in  $\frac{1}{2}$  7-9)



#### 图 7-23. Example to Change Communication Direction in Daisy Chain

#### 表 7-10. Auto-Addressing Figure 7-22(b), assume all devices are in SHUTDOWN

STEP	WORK WITH BQ7961X-Q1
1	send WAKE ping on RX (wakeup BQ79600-Q1)
2	single device write to BQ79600-Q1 control 1 [DIR_SEL] = 1 (change BQ79600-Q1 direction)
3	single device write to BQ79600-Q1 CONTROL1 [SEND_WAKE] = 1 (wake up stack devices)
4	dummy stack write data 0x00 to registers 0x343 to 0x34A (sync up internal DLL). These are 8 separate write commands.
5	brdcast write reverse 0x80 to address 0x309 (change stack devices direction DIR_SEL =1)
6	brdcast Write 0x02 to address 0x308 <sup>(1)</sup>
7	brdcast Write 0x81 to address 0x309 (enable BQ7961X-Q1 auto addressing)
8	brdcast Write consecutively to address 0x307 = 0,1,2,3 (address 1-3 assigned to BQ7961X-Q1, 0 assigned to BQ79600-Q1)

#### 表 7-10. Auto-Addressing Figure 7-22(b), assume all devices are in SHUTDOWN (continued)

WORK WITH BQ7961X-Q1				
brdcast write 0x02 to address 0x308 (set BQ7961X-Q1 as stack device )				
single device write to device 3: data 0x03 to address 0x308 (set 3rd BQ7961X-Q1 as top of stack, BQ79600-Q1 is default to base)				
dummy stack read registers 0x343 to 0x34A (sync up internal DLL). These are 8 separate read commands.				
stack read address 0x307 (read back to verify address are correct for stack device)				
single device read to BQ79600-Q1, verify 0x2001 = 0x14				
finish initialization				

(1) Clear the previous TOP\_STACK flag after communication direction is changed because top of stack device cannot be reached if one cable is broken

#### 7.3.2.4 Communication Timeout

In ACTIVE, there are two programmable communication timeout timers, **comm timeout short** (once expires, flag fault) and **comm timeout long** (once expired, transition to SLEEP or SHUTDOWN). They monitor the absence of a valid frame from either UART/SPI or daisy chain communications. A valid frame is defined as any frame (response or command) that does NOT contain any errors that prevent the frame from being processed.

In SHUTDOWN, the timers are disabled and reset. In SLEEP, the last timer values are held frozen. The timer is reset every time a valid response or command frame is received.

How to set the timer, timer expiration action are described in COMM\_TIMEOUT. In order to avoid entering SHUTDOWN mode before a communications timeout fault, ensure the COMM\_TIMEOUT [CTS\_TIME] is shorter than the COMM\_TIMEOUT [CTL\_TIME].

#### 7.3.2.5 Communication Debug Mode

The device provides a communication debug mode to ease the initial development phase. Enter/exit debug is controlled by setting of register DEBUG\_CTRL\_UNLOCK. Once device is in debug mode, user is able to control the UART/daisy chain baud rate and on/off of COMH/COML RX/TX. Please refer to register DEBUG\_COMM\_CTRL. User can always read DEBUG\_COMM\_STAT register for comm status disregard the setting/mode of device.

In addition to that, device provides communication low level faults (physical and frame layer)to facilitate debug. Refer to registers from address 0x2301 - 0x2307.



## 7.3.3 Fault Handling

#### 7.3.3.1 Fault Status Hierarchy/Reset/Mask

#### 7.3.3.1.1 Fault Status Hierarchy

BQ79600-Q1 reports faults in hierarchy, as shown in **8** 7-24:

- Level 1 is FAULT\_SUMMARY register in which each bit represents an OR function of all the bits in its own hierarchy captured in level 2.
- Level 2 bit is the OR function of level 3 bits in its own hierarchy.
- Level 3 contains debug register bits meant to inform host frame and physical layer fault. Level 3 fault is useful in firmware development.
- Any bit triggered in lower level would trigger higher level bit in its hierarchy, e.g. if [TXFIFO\_OV] is set, [SPI\_PHY], [FAULT\_COMM] would also be set.

备注

Host system can periodically poll the FAULT\_SUMMARY to check the fault status and only read the lower level fault registers if needed.

#### 7.3.3.1.2 Fault Reset and Mask

Once fault is detected, the fault status bit is latched until cleared using the reset bit.

When a specific fault reset bit is set, the same color coded bits in level 1 to level 3 are cleared if the fault condition is gone. If the fault condition persists and the reset bit is written, the fault status bit is not reset. For example, if [TXFIFO\_OV], [DVDD\_OV] bits are set, [SPI\_PHY], [FAULT\_COMM] and [FAULT\_PWR] are set, if fault conditions are eliminated and write '1' to [RST\_UART\_SPI] and [RST\_PWR], 5 faults bits would be '0'.

When a specific fault mask bit is set, the same color coded bits would be masked, meaning the fault bits will still be set, but the faults will not be reflected in level 1, FAULT\_SUMMARY register. For example, if [MSK\_UART\_SPI] = 1, any bits being set marked green in level 2 and 3 won't set [FAULT\_COMM] bit.

When fault is masked, it will also prevent the device from asserting the NFAULT pin when the masked faults occur. See  $\ddagger$  7.3.3.2 for details.




图 7-24. Fault Status Hierarchy, Mask and Reset



#### 7.3.3.2 Fault Interface

Host can acquire the fault status with the following two methods:

- Host ignores NFAULT pin, constantly polls the FAULT\_SUMMARY register of each device. If FAULT\_SUMMARY is non-zero, read the low level fault status registers to obtain more information.
- Host monitors NFAULT pin status. Enable fault status to pass down the daisy chain to bridge device. Enable bridge device' s NFAULT pin to be asserted when the FAULT\_SUMMARY is non-zero. When NFAULT is triggered, host polls fault information to diagnose further.

#### 7.3.3.2.1 NFAULT

Device integrates an NMOS open-drain output (NFAULT) to signal the MCU that a fault has occurred in the system (either fault from BQ79600-Q1 or from monitoring IC). The NFAULT driver is enabled when [NFAULT\_EN] = 1. When BQ79600-Q1 detects an unmasked fault, NFAULT asserts low. When NFAULT is disabled, the device will set the corresponding flag in *FAULT\_SUMMARY* register but will not assert NFAULT.

If the fault information of stack devices are not transmitted to bridge device through  $\ddagger$  7.3.3.2.2, NFAULT output only indicates faults in BQ79600-Q1.

#### 7.3.3.2.2 Daisy Chain (COMH and COML)

When using BQ79600-Q1 NFAULT pin to signal the host under a fault detection, the stack devices have to transfer their fault status information to the base device. The information is transmitted through COMH/L interface through the same communication cables:

- In ACTIVE, BQ79600-Q1 detects embedded fault info in response frame from stack device.
- In SLEEP, stack device sends Heartbeat and Fault tone to BQ79600-Q1.
- In SHUTDOWN, use Sniff Detector of BQ79600-Q1 monitors stack device Fault tone.

#### 7.3.3.2.2.1 Fault Transmitting when BQ79600-Q1 in ACTIVE

In ACTIVE mode, stack devices can embed their fault status in their response frames (refer to [37-7) that are sent to BQ79600-Q1. The BQ79600-Q1 can detect their embedded fault info and sets [FTONE\_DET] bit once criteria in [37-25] is met. Please refer to BQ7961X-Q1 on how to use embedded fault feature.

To pass on the fault status of the stack devices, the host sends a stack read which will result with response frame pass through every device in the daisy chain, giving each device an opportunity to embed their fault status to response frame.




图 7-25. Embed Fault Detection in Response Frame

#### 7.3.3.2.2.2 Fault Transmitting when BQ79600-Q1 in SLEEP

Because data communication is not available in SLEEP mode, the device provides following options to transmitting fault information:

• Transmit the Heartbeat tone (enabled by [HB\_TX\_EN], used to check integrity of cable between bridge and first stack device). Device does not transmitted fault tone as it has NFAULT.

• Detect Heartbeat and Fault tone, enabled, by [TONE\_RX\_EN].

These tones are transmitted in the same direction as a communication command frame, which is based on the CONTROL1[DIR\_SEL] setting. For the tone signal to return back to BQ79600-Q1 (so NFAULT can be triggered if needed), a Ring architecture must be used to support transmitting fault status in SLEEP mode.




图 7-26. Heartbeat and Fault Tone Examples

Both the Heartbeat and Fault Tone are a type of tone similar to the communication. One main difference is a communication tone only transmits with a single burst of couplets, while Heartbeat and Fault Tones are sent with a burst of couplets periodically. See  $\mathbb{R}$  7-21 for details.

7.3.3.2.2.3 Fault Transmitting (Automatic Host Wakeup/Reverse Wakeup) when BQ79600-Q1 in SHUTDOWN

备注 This feature (Auto Host Wakeup/Reverse Wakeup) is only available if 节 7.3.5 is enabled.

The purpose of this user case is to keep BQ79600-Q1 in lowest power mode while still being able to detect fault information from stack devices. In this case, fault information transmittion is similar to that of SLEEP: top of stack device sends HB or Fault tone to BQ79600-Q1. The difference lies in the detection of those tones in BQ79600-Q1. In SHUTDOWN, TONE RX is off, only low power  $\ddagger 7.3.5$  is available. Once sniffer detects FAULT tone, it puts device into VALIDATE mode in which full power TONE RX is available, device would validate if true Fault tone exists or not. If yes, it triggers INH. See  $\boxed{8}$  7-27 for different case.




图 7-27. Reverse Wakeup User Case



#### 7.3.4 INH/ Reverse Wakeup

备注

INH pin is used if Reverse Wakeup feature is used. If this feature is not used, connect this pin to BAT pin, refer to schematic in 图 8-1.

Reverse wakeup feature is a mechanism where BQ79600-Q1 can wakeup the host, through INH pin, on faulty status from either BQ79600-Q1 or stack devices like BQ7961X-Q1. MCU and its supply (PMIC/SBC) are in SHUTDOWN for power saving on low voltage battery side.

The INH pin is a high voltage output pin that provides voltage from the BAT minus  $V_{DROP\_INH}$  to enable an external high voltage regulators (SBC, PMIC). These regulators are usually used to support the microprocessor and VIO pin. When INH PMOS pullup is not activated, INH pin goes to a high Z state, it relies on external circuit to define the pin voltage (in application circuit, 100kohm resistor to GND is used.)

INH PMOS pullup can be triggered:

- In SLEEP mode or VALIDATE mode if following faults are detected regardless of setting of register FAULT\_MSK: [FTONE\_DET], [HB\_FAIL], [HB\_FAST], [AVAO\_SW\_FAIL], [FACT\_CRC], [CONF\_MON\_ERR].
- In ACTIVE, INH can only be triggered by setting [INH\_SET\_GO] =1.

Once INH triggered, it remains latched in all modes as long as VBAT is not removed.

INH function described above can be disabled by configuring INH\_DIS[1:0] = 2' b11.

Every time INH PMOS is activated, fault bit [INH] is set. To clear the fault, set INH\_DIS[1:0] = 2' b11 (disarm INH driver), then write [RST\_SYS] = 1. After this, to use INH feature, set INH\_DIS[1:0] = 2' b00.

As part of safety diagnostic (SM202 in Safety Manual), host can trigger INH in ACTIVE and check if pin voltage is set properly: If INH pin voltage is higher than  $V_{INH DET}$ , [INH\_STAT] = 1.

备注

INH pin should be considered a "high voltage logic" terminal, thus should be used to drive the EN terminal of the system' s power management device. It should be not used as a switch for power management supply itself. This terminal is not reverse battery protected and thus should not be connected outside of the system module.



#### 7.3.5 Sniff Detector

#### 备注

Sniff detector is only used if reverse wakeup feature is used.

Sniff detector, powered by AVAOREF, is used to detect fault tone from stack device on COMH\* or COML\*. This detector would trigger if it detects/counts no less than nVALIDATE of continuous couplets (either "-" or "+") with amplitude larger than  $V_{VAL_THR}$ . If any couplet timing interval is larger than  $t_{SNIFFIDLE}$ , detector/counter is reset.

This sniff detector rejects HB tone since nVALIDATE is more than 30, both HB/Fault tone are "-" tone; detector doesn' t expect "+" tone.

备注

The usage assumption of this detector is when system is in idle mode, BQ79600-Q1 in SHUTDOWN.

Sniff detector is only effective in SHUTDOWN. Once detector is triggered, device transitions from SHUTDOWN to VALIDATE. The sniff detector is by default disabled when first transition from COMPLETE OFF to SHUTDOWN. To enable the feature, host has to keep [SNIFDET\_EN] = '1' & [SNIFDET\_DIS] = '0' before transitioning to SHUTDOWN. After enabling the detector, if device doesn' t transition to COMPLETE OFF, the only way to disable the detector is to keep [SNIFDET\_DIS] = '1' . (Disable bit has higher priority so don' t care about the setting of [SNIFDET\_EN]) before transitioning to SHUTDOWN.)



#### 7.3.6 Device Diagnostic

The product is developed as a safety element out of context (SEooC), with a target safety goal of ASIL-D for communication. The following sub-sections describe the diagnostic control and fault status that can be used as part of the safety mechanisms.

The Safety Manual and FMEDA for BQ79600-Q1 are available separately from Texas Instruments. Contact TI Sales Associate or Applications Engineer for further information.

#### 7.3.6.1 Power Supplies Check

#### 7.3.6.1.1 Power Supply Diagnostic Check

The internal power supply circuits have overvoltage, undervoltage, and/or current limit checks. The table below summarizes the diagnostics that apply for each power supply and the corresponding action when failure is detected.

SUPPLY	OV CHECK	UV CHECK	CURRENT LIMIT		
DVDD	If fails, set [DVDD_OV]	If fails, digital reset	Limit current to EC table current limit specification		
CVDD	If fails, set [CVDD_OV]	If fails, digital reset, set [CVDD_UV_DRST]	Limit current to EC table current limit specification		
AVAOREF	If fails, set [AVDDREF_OV] (AVAOREF supplies AVDDREF)	If fails, device shuts down			
AVDDREF	If fails, set [AVDDREF_OV]	If fails, set [AVAO_SW_FAIL] or digital reset			
VIO		If fails, device losses data communication and Ping function			

表 7-11. Power Supply	Diagnostic Summary
----------------------	--------------------

#### 7.3.6.1.2 Power Supply BIST

The device implemented a power supply BIST (Built-In Self-Test) function to test CVDD, DVDD, AVDDREF OV detection comparator integrity. It is a command base function initiated by host. Steps below explains how it works, and further details can be found in Safety Manual (SM017).

- 1. Host shall read the register FAULT\_PWR to verify [CVDD\_OV], [DVDD\_OV], [AVDDREF\_OV] are low.
- 2. Host shall write [PWR\_DIAG\_GO] = 1.
- 3. After 1.7ms, host shall read if [PWR\_DIAG\_RDY] = 1, else shall, keep waiting, reread.
- 4. If yes, host shall read FAULT\_PWR register, [CVDD\_OV], [DVDD\_OV], [AVDDREF\_OV] to verify the bits are asserted.
- 5. Host shall reset faults above.

#### 7.3.6.2 Thermal Shutdown

Thermal shutdown (TSHUT) event occurs when the Thermal Shutdown sensor value exceeds the thermal shutdown temperature threshold. The sensor operates without interaction and is separated from the ADC measured die sensor. The thermal shutdown function has a register-status indicator flag (*FAULT\_SYS[TSHUT]*) that is saved during the shutdown event and can be read after the device is waken back up. When a TSHUT fault occurs, the device immediately enters the SHUTDOWN mode. Any pending transactions on UART or daisy chain are discarded. There is no fault signaling when a thermal shutdown event occurs, as the device immediately shuts down.

To awaken the device, host shall ensure the ambient temperature is below  $T_{SD\_FALL}$  and sends a WAKE ping to the base device. Host shall not attempt to wake the device if the ambient temperature is still above  $T_{SD\_FALL}$ .

Upon waking up, the *FAULT\_SYS[TSHUT]* bit is set. The *FAULT\_SYS[SHUTDOWN\_REC]* = 1 indicating the prior shutdown was caused by abnormal event. See  $\ddagger$  7.5.17 for more details. If the system faults are unmasked, *FAULT\_MSK1[MSK\_SYS]* = 0, the thermal shutdown will be reflected as FAULT and will be indicated in the *FAULT\_SUMMARY* register and the assertion of the NFAULT pin.



#### 7.3.6.3 Oscillators Watchdog

The oscillators are monitored by watchdog circuits. There are two oscillators in the device, the HFO and the LFO. If these oscillators are not functioning, the device does not operate. If the HFO or LFO does not transition within the expected time, the watchdog circuits trigger Digital Reset.

When such unexpected reset occurs, it is recommended for the host to send a SHUTDOWN ping/tone to the problem device and follow up a WAKE ping to reset the daisy chain. If the oscillators are truly damaged, the device will not restart and must be replaced.

In addition to the watchdog, the LFO frequency is monitored to ensure it stays within acceptable limits. If the LFO frequency falls outside of the expected range, the *FAULT\_SYS\_FAULT[LFO]* bit is set.

#### 7.3.6.4 Register Bit Flip Monitor

This bit flip checker monitors 2 configuration registers: DEV\_CONF1, FAULT\_MSK. It is always running when device is out of SHUTDOWN. Whenever user changes those 2 register settings or any of the register bit flips, fault bit [CONF\_MON\_ERR] is set.

Once user changes the setting, user shall write [CONF\_MON\_GO]=1 (resample 2 register values), write [RST\_REG] =1 to clear the [CONF\_MON\_ERR] fault, after this point, if any bit flips among those 2 registers, [CONF\_MON\_ERR] is set. After device resets (receive WAKE ping or [SOFT\_RESET] = 1), [CONF\_MON\_ERR] = 0.

This device does not have customer register CRC check and the register bit flip monitor provides the protection for the above mentioned customer registers.

#### 7.3.6.5 SPI FIFO 诊断

FIFO 诊断模式为主机提供了使用 RX/TX FIFO 的方法。详细的 FIFO 诊断安全机制实现 (SM132),请参阅安全手册。

#### 7.4 Device Functional Modes

See 节 7.3.1



## 7.5 Register Maps

	Addr	R/W Type	Reset Value	Data							
	Hex			Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
DIR0_ADDR	306	R/W	"0000 0000"	RSVD	RSVD	ADDRESS[5]	ADDRESS[4]	ADDRESS[3]	ADDRESS[2]	ADDRESS[1]	ADDRESS[0]
DIR1_ADDR	307	R/W	"0000 0000"	RSVD	RSVD	ADDRESS[5]	ADDRESS[4]	ADDRESS[3]	ADDRESS[2]	ADDRESS[1]	ADDRESS[0]
CONTROL1	309	R/W-AC	"0000 0000"	DIR_SEL	SEND_SHUTDOW	N SEND_WAKE	SEND_SLPTOACT	GOTO_SHUTDOWN	GOTO_SLEEP	SOFT_RESET	ADDR_WR
CONTROL2	30A	R/W-AC	"0000 0000"	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	SEND_HW_RESET	RSVD
DIAG_CTRL	2000	R/W-AC	"0000 0000"	RSVD	RSVD	CONF_MON_GO	PWR_DIAG_GO	SPI_FIFO_DIAG_GO	FLIP_FACT_CRC	FLIP_TR_CRC	INH_SET_GO
DEV_CONF1	2001	R/W	"0001 0100"	SNIFDET_EN	SNIFDET_DIS	TONE_RX_EN	FCOMM_EN	TWO_STOP_EN	NFAULT_EN	RESERVED	HB_TX_EN
DEV_CONF2	2002	R/W	"0000 0000"	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	INH_DIS[1]	INH_DIS[0]
TX_HOLD_OFF	2003	R/W	"0000 0000"	DLY[7]	DLY[6]	DLY[5]	DLY[4]	DLY[3]	DLY[2]	DLY[1]	DLY[0]
SLP_TIMEOUT	2004	R/W	"0000 0011"	RSVD	RSVD	RSVD	RSVD	RSVD	SLP_TIME[2]	SLP_TIME[1]	SLP_TIME[0]
COMM_TIMEOUT	2005	R/W	"0011 0100"	RSVD	CTS_TIME[2]	CTS_TIME[1]	CTS_TIME[0]	CTL_ACT	CTL_TIME[2]	CTL_TIME[1]	CTL_TIME[0]
SPI_FIFO_UNLOCK	2010	R/W	"0000 0000"	RSVD	RSVD	RSVD	RSVD	CODE[3]	CODE[2]	CODE[1]	CODE[0]
FAULT_MSK	2020	R/W	"0000 0000"	MSK_COML_H	MSK_UART_SPI	MSK_FCOMM_DET	MSK_FTONE_DET	MSK_HB	MSK_REG	MSK_SYS	MSK_PWR
FAULT_RST	2030	R/W-AC	"0000 0000"	RST_COML_H	RST_UART_SPI	RST_FCOMM_DET	RST_FTONE_DET	RST_HB	RST_REG	RST_SYS	RST_PWR
FAULT_SUMMARY	2100	R	"0000 0000"	RSVD	RSVD	RSVD	RSVD	FAULT_COMM	FAULT_REG	FAULT_SYS	FAULT_PWR
FAULT_REG	2101	R	"0000 0000"	RSVD	RSVD	RSVD	RSVD	RSVD	CONF_MON_ERR	FACTLDERR	FACT_CRC
FAULT_SYS	2102	R	"0000 0000"	VALIDATE_DET	LFO	SHUTDOWN_REC	DRST	CTL	CTS	TSHUT	INH
FAULT_PWR	2103	R	"0000 0000"	RSVD	RSVD	RSVD	CVDD_UV_DRST	CVDD_OV	DVDD_OV	AVDDREF_OV	AVAO_SW_FAIL
FAULT_COMM1	2104	R	"0000 0000"	RSVD	FCOMM_DET	FTONE_DET	HB_FAIL	HB_FAST	UART_FRAME	COMMCLR_DET	STOP_DET
FAULT_COMM2	2105	R	"0000 0000"	RSVD	RSVD	SPI_FRAME	SPI_PHY	COML_FRAME	COML_PHY	COMH_FRAME	COMH_PHY
DEV_DIAG_STAT	2110	R	"0000 0000"	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	PWR_DIAG_RDY	INH_STAT
PARTID	2120	R	"0000 0000"	REV[7]	REV[6]	REV[5]	REV[4]	REV[3]	REV[2]	REV[1]	REV[0]
DIE_ID1	2121	R	"0000 0000"	ID[7]	ID[6]	ID[5]	ID[4]	ID[3]	ID[2]	ID[1]	ID[0]
DIE_ID2	2122	R	"0000 0000"	ID[7]	ID[6]	ID[5]	ID[4]	ID[3]	ID[2]	ID[1]	ID[0]
DIE_ID3	2123	R	"0000 0000"	ID[7]	ID[6]	ID[5]	ID[4]	ID[3]	ID[2]	ID[1]	ID[0]
DIE_ID4	2124	R	"0000 0000"	ID[7]	ID[6]	ID[5]	ID[4]	ID[3]	ID[2]	ID[1]	ID[0]
DIE_ID5	2125	R	"0000 0000"	ID[7]	ID[6]	ID[5]	ID[4]	ID[3]	ID[2]	ID[1]	ID[0]
DIE_ID6	2126	R	"0000 0000"	ID[7]	ID[6]	ID[5]	ID[4]	ID[3]	ID[2]	ID[1]	ID[0]
DIE_ID7	2127	R	"0000 0000"	ID[7]	ID[6]	ID[5]	ID[4]	ID[3]	ID[2]	ID[1]	ID[0]
DIE_ID8	2128	R	"0000 0000"	ID[7]	ID[6]	ID[5]	ID[4]	ID[3]	ID[2]	ID[1]	ID[0]
DIE_ID9	2129	R	"0000 0000"	ID[7]	ID[6]	ID[5]	ID[4]	ID[3]	ID[2]	ID[1]	ID[0]
DEBUG_CTRL_UNLOC	<b>K</b> 2200	R/W	"0000 0000"	CODE[7]	CODE[6]	CODE[5]	CODE[4]	CODE[3]	CODE[2]	CODE[1]	CODE[0]
DEBUG_COMM_CTRL	2201	R/W	"0111 1000"	RSVD	COML_TX_EN	COML_RX_EN	COMH_TX_EN	COMH_RX_EN	UART_VIF_BAUD	USER_UART_EN	USER_DAISY_EN
DEBUG_COMM_STAT	2300	R	"0001 0011"	RSVD	RSVD	RSVD	HW_DAISY_DRV	COML_TX_ON	COML_RX_ON	COMH_TX_ON	COMH_RX_ON
DEBUG_SPI_PHY	2301	R	"0000 0000"	RSVD	FMT_ERR	COMCLR_ERR	TXDATA_UNEXP	RXDATA_UNEXP	TXFIFO_OF	TXFIFO_UF	RXFIFO_OF
DEBUG_SPI_FRAME	2302	R	"0000 0000"	RSVD	RSVD	TR_SOF	TR_WAIT	RC_IERR	RC_SOF	RC_BYTE_ERR	RC_CRC
DEBUG_UART_FRAME	2303	R	"0000 0000"	RSVD	RSVD	TR_SOF	TR_WAIT	RC_IERR	RC_SOF	RC_BYTE_ERR	RC_CRC
DEBUG_COMH_PHY	2304	R	"0000 0000"	RSVD	RSVD	RSVD	PERR	BERR_TAG	SYNC2	SYNC1	BIT
DEBUG_COMH_FRAM	E 2305	R	"0000 0000"	RSVD	RSVD	RSVD	RR_IERR	RR_SOF	RR_BYTE_ERR	RR_UNEXP	RR_CRC
DEBUG_COML_PHY	2306	R	"0000 0000"	RSVD	RSVD	RSVD	PERR	BERR_TAG	SYNC2	SYNC1	BIT
DEBUG_COML_FRAM	E 2307	R	"0000 0000"	RSVD	RSVD	RSVD	RR_IERR	RR_SOF	RR_BYTE_ERR	RR_UNEXP	RR_CRC

图 7-28. Register Summary



## 7.5.1 Register Summary Table

ADDRESS	REGISTER	DESCRIPTION	R/W MODE	RESET VALUE	NVM VALUES	INCLUDED IN NVM?
0x306	DIR0_ADDR	Device Address North Direction	R/W	0x00	n/a	no
0x307	DIR1_ADDR	Device Address South Direction	R/W	0x00	n/a	no
0x309	CONTROL1	Control1	R/W	0x00	n/a	no
0x30A	CONTROL2	Control2	R/W	0x00	n/a	no
0x2000	DIAG_CTRL	Diagnostic Control	R/W	0x00	n/a	no
0x2001	DEV_CONF1	Device Configure1	R/W	0x14	n/a	no
0x2002	DEV_CONF2	Device Configure2	R/W	0x00	n/a	no
0x2003	TX_HOLD_OFF	Transmitter Hold off Control	R/W	0x00	n/a	no
0x2004	SLP_TIMEOUT	Sleep Timer	R/W	0x03	n/a	no
0x2005	COMM_TIMEOUT	Communication Timeout Control	R/W	0x34	n/a	no
0x2010	SPI_FIFO_UNLOCK	FIFO Diagnostic Unlock	R/W	0x00	n/a	no
0x2020	FAULT_MSK	Fault Mask	R/W	0x00	n/a	no
0x2030	FAULT_RST	Fault Reset	R/W	0x00	n/a	no
0x2100	FAULT_SUMMARY	Fault Summary	R	0x00	n/a	no
0x2101	FAULT_REG	Register Fault	R	0x00	n/a	no
0x2102	FAULT_SYS	System Fault	R	0x00	n/a	no
0x2103	FAULT_PWR	Power Fault	R	0x00	n/a	no
0x2104	FAULT_COMM1	Communication Fault1	R	0x00	n/a	no
0x2105	FAULT_COMM2	Communication Fault2	R	0x00	n/a	no
0x2110	DEV_DIAG_STAT	Diagnostic Status	R	0x00	n/a	no
0x2120	PARTID	Part ID	R	0x00	various	yes
0x2121	DIE_ID1	Die ID1	R	0x00	various	yes
0x2122	DIE_ID2	Die ID2	R	0x00	various	yes
0x2123	DIE_ID3	Die ID3	R	0x00	various	yes
0x2124	DIE_ID4	Die ID4	R	0x00	various	yes
0x2125	DIE_ID5	Die ID5	R	0x00	various	yes
0x2126	DIE_ID6	Die ID6	R	0x00	various	yes
0x2127	DIE_ID7	Die ID7	R	0x00	various	yes
0x2128	DIE_ID8	Die ID8	R	0x00	various	yes
0x2129	DIE_ID9	Die ID9	R	0x00	various	yes
0x2200	DEBUG_CTRL_UNLOCK	Debug Control Unlock	R/W	0x00	n/a	no
0x2201	DEBUG_COMM_CTRL	Debug Communication Control	R/W	0x78	n/a	no
0x2300	DEBUG_COMM_STAT	Debug Communication Status	R	0x13	n/a	no
0x2301	DEBUG_SPI_PHY	SPI Physical Layer Error	R	0x00	n/a	no
0x2302	DEBUG_SPI_FRAME	SPI Frame Layer Error	R	0x00	n/a	no
0x2303	DEBUG_UART_FRAME	UART Frame Layer Error	R	0x00	n/a	no
0x2304	DEBUG_COMH_PHY	COMH Physical Layer Error	R	0x00	n/a	no
0x2305	DEBUG_COMH_FRAME	COMH Frame Layer Error	R	0x00	n/a	no
0x2306	DEBUG_COML_PHY	COML Physical Layer Error	R	0x00	n/a	no
0x2307	DEBUG_COML_FRAME	COML Frame Layer Error	R	0x00	n/a	no



## 7.5.2 Register: DIR0\_ADDR

Address: 0x306										
B7	B6	B5	B4	B3	B2	B1	B0			
RSVD ADDRESS[5:0]										
0	0	0 0 0 0 0 0 0								
RW	RW	RW	RW	RW	RW	RW	RW			
ADDRESS [5:0]	[DIR_SEL] = 0.	en digital core out of	digital reset. MCU c	s register. Always sh						

## 7.5.3 Register: DIR1\_ADDR

Address: 0x307										
B7	B6	B5	B4	B3	B2	B1	B0			
RSVD ADDRESS[5:0]										
0	0 0 0 0 0 0 0									
RW	RW	RW	RW	RW	RW	RW	RW			
ADDRESS [5:0]	[DIR_SEL] = 1.	en digital core out of	digital reset. MCU c	о ,	ows the current Devi evice by writing a diff	,				

# 7.5.4 Register: CONTROL1

Address: 0x0309									
B7	B6	B5	B4	B3	B2	B1	B0		
DIR_SEL	SEND_SHUTDO WN	SEND_WAKE	SEND_SLPTOAC T	GOTO_SHUTDO WN	GOTO_SLEEP	SOFT_RESET	ADDR_WR		
0	0	0	0	0	0	0	0		
RW	RW	RW	RW	RW	RW	RW	RW		
DIR_SEL	Select daisy chain o 0: In a device, comr 1: In a device, comr	nand frame travels f	from MCU to COMH						
SEND_SHUTDO WN	0: Ready	Sends SHUTDOWN tone to next device up the stack. The device receiving this bit is unaffected. Self-clear bit. b: Ready : Send SHUTDWON tone up the stack							
SEND_WAKE	0: Ready	Send WAKE tone up the stack. Self-clear bit. ): Ready 1: Send WAKE tone up the stack, then reset its own							
SEND_SLPTOAC T	Send SLEEPtoWAk 0: Ready 1: Send SLEEPtoW								
GOTO_SHUTDO WN	Transition device to 0: Ready 1: Enter SHUTDOW	SHUTDOWN mode	e. Self-clear bit.						
GOTO_SLEEP	Transition device to 0: Ready 1: Enter SLEEP mo		clear bit.						
SOFT_RESET	Reset the digital to OTP default. Self-clear bit. 0: Ready 1: Reset device								
ADDR_WR	0: Not performing a	uto-address. Device	forwards communic	g chapter for detail. S ation transaction as ransaction it received	normal	ed.			



## 7.5.5 Register: CONTROL2

Address: 0x30A									
B7	B6	B5	B4	B3	B2	B1	B0		
RSVD SEND_HW_RESE SPARE T									
0	0	0	0	0	0	0	0		
RW	RW	RW	RW	RW	RW	RW	RW		
SEND_HW_RESE Send HW_RESET tone up the stack. Self-clear bit. T 0: Ready 1: Send HW_RESET tone to next stack device up									

# 7.5.6 Register: DIAG\_CTRL

Address: 0x2000									
B7	B6	B5	B4	B3	B2	B1	B0		
RS	VD	CONF_MON_GO	PWR_DIAG_GO	SPI_FIFO_DIAG_ GO	FLIP_FACT_CRC	FLIP_TR_CRC	INH_SET_GO		
0	0	0	0	0	0	0	0		
RW	RW	RW	RW	RW	RW	RW	RW		
CONF_MON_GO	Resample the 2 reg paragraph: Registe 0: No action 1: Resample 2 regis	r Bit Flip Monitor	, FAULT_MSK) sett	ing that bit flip monit	or checks against. se	elf-clear bit. For usa	ge, refer to		
PWR_DIAG_GO	0: No action	ndicates a power supply BIST diagnostic is initiated, self-clear bit. ): No action 1: Initiate power BIST diagnostic							
SPI_FIFO_DIAG_ GO		nostic, refer to safety			FIFO_DIAG_GO] =	: 1 to do FIFO diagn	ostic. For detailed		
FLIP_FACT_CRC	0: No action	the factory CRC exp ected value. This wil		,	0				
FLIP_TR_CRC	Sends a purposely incorrect communication (during transmitting response) CRC by inverting all of the calculated 0: Send CRC as calculated 1: Send inverted CRC								
INH_SET_GO	This bits intentionally activates INH PMOS pull up, sets [INH] and [INH_STAT] to 1. (self-cleared) 0: mission mode 1: Trigger INH PMOS pull up								



## 7.5.7 Register: DEV\_CONF1

Address: 0x2001										
B7	B6	B5	B4	B3	B2	B1	B0			
SNIFDET_EN	SNIFDET_DIS	TONE_RX_EN	FCOMM_EN	TWO_STOP_EN	NFAULT_EN	RESERVED	HB_TX_EN			
0	0	0	1	0	1	0	0			
RW	RW	RW	RW	RW	RW	RW	RW			
SNIFDET_EN	0: no effect	able the Sniff detector on COM* port, this bit is latched into AVAOREF domain, once latched in, this bit is still effective in SHUTDOWN no effect SNIF DET is enabled in SHUTDOWN								
SNIFDET_DIS	0: no effect	able the Sniff detector on COM* port, this bit is latched into AVAOREF domain, once latched in, this bit is still effective in SHUTDOWN no effect SNIF DET is disabled in SHUTDOWN, if both SNIFDET EN and SNIFDET DIS are '1', SNIFDET DIS takes priority.								
TONE_RX_EN		nable the Tone receiver, depends on [DIR_SEL], one of the COML/COMH tone recover is enabled. COMH/COML tone receivers are nabled in VALIDATE disregarding setting of this bit.								
FCOMM_EN	Enable the fault sta 0: Disable 1: Enable	te detection through	communication in A	CTIVE mode						
TWO_STOP_EN	Enables two stop bi 0: One STOP bit 1: Two STOP bit	its for the UART in c	ase of severe oscilla	tor error in both the	host and device					
NFAULT_EN	0: NFAULT driver is	Enables the NFAULT function D: NFAULT driver is disabled I: NFAULT pulls low to indicate an unmasked fault is detected								
RESERVED	Reserved. Default v	/alue is 0. Please do	n't alter.							
HB_TX_EN	Enable HEARTBEA 0: Disable 1: Enable									

## 7.5.8 Register: DEV\_CONF2

Address: 0x2002									
B7	B6	B5	B4	B3	B2	B1	B0		
RSVD INH_DIS[1:0]									
0 0 0 0 0 0 0 0									
RW	RW	RW	RW	RW	RW	RW	RW		
INH_DIS[1:0]	Disable INH driver ( 00: INH function is 0 01: INH function is 0 10: INH function is 0 11: INH function is 1	enabled enabled enabled	Il modes, this bit ove	erwrites [INH_SET_C	GO] and fault tone de	etection event			

# 7.5.9 Register: TX\_HOLD\_OFF

Address: 0x2003							
B7	B6	B5	B4	B3	B2	B1	B0
			DLY	[7:0]			
0	0	0	0	0	0	0	0
RW	RW	RW	RW	RW	RW	RW	RW
DLY[7:0]	Set the number of t response frame	bit period delay from	0 to 255, after receiv	ving the STOP bit of	a command frame a	nd before transmitti	ng the 1st bit of



## 7.5.10 Register: SLP\_TIMEOUT

Address: 0x2004										
B7	B6	B5	B4	B3	B2	B1	B0			
		RSVD			SLP_TME[2:0]	·				
0	0 0 0 0 0 1									
RW	RW	RW	RW	RW	RW	RW	RW			
SLP_TME[2:0]	reset if device wake			LIDATE. When the ti	imer expires, the dev	vice enters SHUTDC	WN. The timer			

## 7.5.11 Register: COMM\_TIMEOUT

Address: 0x2005									
B7	B6	B5	B4	B3	B2	B1	B0		
RSVD		CTS_TIME[2:0]		CTL_ACT	CTL_TIME[2:0]				
0	0	1	1	0	1	0	0		
RW	RW	RW	RW	RW	RW	RW	RW		
CTS_TIME[2:0]	system to prevent a	10: 2s 11: 10s (default) 00: 1min 01: 10mins 10: 30min							
CTL_ACT	0: set FAULT_SYS[	e action when long o CTL] and send devio to SHUTDOWN. FA	e to SLEEP mode	(default at reset)					
CTL_TIME[2:0]		ommunication timeou		es, the device takes t	he action configured	I by the [CTL_ACT]	bit.		

# 7.5.12 Register: SPI\_FIFO\_UNLOCK

Address: 0x2010									
B7	B6	B5	B4	B3	B2	B1	B0		
	RS	VD		CODE[3:0]					
0	0 0 0 0 0 0 0								
RW	RW	RW	RW	RW	RW	RW	RW		
CODE[3:0]	In UART mode - write has no impact and read always returns 0 In SPI mode - Write the unlock code 0x0A to SPI_FIFO_UNLOCK (MSB 4 bits are don' t care, e.g. 0x2A would also unlock) and followed by writing [SPI_FIFO_DIAG_GO] = 1 to do FIFO diagnostic. For detailed steps of FIFO diagnostic, refer to safety manual. After these bits are written, read cmd doesn' t affect them while any write cmd clears them.								



## 7.5.13 Register: FAULT\_MSK

Address: 0x2020											
B7	B6	B5	B4	B3	B2	B1	B0				
MSK_COML_H	MSK_UART_SPI	MSK_FCOMM_D ET	MSK_FTONE_DE T	MSK_HB	MSK_REG	MSK_SYS	MSK_PWR				
0	0	0	0	0	0	0	0				
RW	RW	RW	RW	RW	RW	RW	RW				
MSK_COML_H	[COMH_FRAME], [ DEBUG_COML_FF 0: Assert NFAULT a	this bit is set, [FAULT_COMM] bit in FAULT_SUMMARY register is not set (NFAULT won' t toggle) due to bits: [COML_FRAME], :OMH_FRAME], [COML_PHY], [COMH_PHY] and registers: DEBUG_COMH_PHY, DEBUG_COMH_FRAME, DEBUG_COML_PHY, EBUG_COML_FRAME Assert NFAULT and set [FAULT_COMM] if fault above is detected No NFAULT action, [FAULT_COMM] not set due to faults above									
MSK_UART_SPI	[COMMCLR_DET], DEBUG_SPI_FRAM 0: Assert NFAULT a	this bit is set, [FAULT_COMM] bit in FAULT_SUMMARY register is not set (NFAULT won' t toggle) due to [STOP_DET], COMMCLR_DET], [UART_FRAME], [SPI_FRAME], [SPI_PHY] bits and DEBUG_UART_FRAME, DEBUG_SPI_PHY, EBUG_SPI_FRAME registers Assert NFAULT and set [FAULT_COMM] if fault above is detected No NFAULT action, [FAULT_COMM] not set due to faults above									
MSK_FCOMM_D ET	0: Assert NFAULT a	this bit is set, [FAULT_COMM] bit in FAULT_SUMMARY register is not set (NFAULT won't toggle) due to [FCOMM_DET] ): Assert NFAULT and set [FAULT_COMM] if fault above is detected ): No NFAULT action, [FAULT_COMM] not set due to faults above									
MSK_FTONE_DE T	0: Assert NFAULT a	and set [FAULT_CO	AULT_SUMMARY re MM] if fault above is not set due to faults	detected	AULT won't toggle	) due to [FTONE_D	ET]				
MSK_HB	0: Assert NFAULT a	and set [FAULT_CO	AULT_SUMMARY re MM] if fault above is not set due to faults	detected	AULT won't toggle	e) due to [HB_FAIL]	and [HB_FAST]				
MSK_REG	FAULT_REG regist 0: Mask disabled		_ 0	ister is not set and N	IFAULT won't togg	le due to OTP fault.	It doesn't affect				
MSK_SYS	If this bit is set, [FAULT_SYS] bit in FAULT_SUMMARY register is not set and NFAULT won' t toggle due to SYS fault. It doesn' t affect FAULT_SYS register. 0: Assert NFAULT if any bit from FAULT_SYS is set to '1' 1: No NFAULT action regardless of FAULT_SYS status										
MSK_PWR	FAULT_PWR regist 0: Mask disabled		_ 0	ister is not set and N	IFAULT won't togg	le due to PWR fault	. It doesn't affect				



## 7.5.14 Register: FAULT\_RST

Address: 0x2030										
B7	B6	B5	B4	B3	B2	B1	B0			
RST_COML_H	RST_UART_SPI	RST_FCOMM_DE T	RST_FTONE_DE T	RST_HB	RST_REG	RST_SYS	RST_PWR			
0	0	0	0	0	0	0	0			
RW	RW	RW	RW	RW	RW	RW	RW			
RST_COML_H		FRAME, COMH_FR HY, DEBUG_COML_			isters: DEBUG_CO	MH_PHY, DEBUG_(	COMH_FRAME,			
RST_UART_SPI		COMMCLR_DET, U ME registers. self-cle		FRAME, SPI_PHY b	its and DEBUG_UA	RT_FRAME, DEBU	G_SPI_PHY,			
RST_FCOMM_DE T	Reset FCOMM_DE 0: Do not reset 1: Reset to '0'									
RST_FTONE_DE T	Reset FTONE_DE <sup>-</sup> 0: Do not reset 1: Reset to '0'	Γ bit, self-cleared bit.								
RST_HB	Reset HB_FAIL and 0: Do not reset 1: Reset to '0'	d HB_FAST bit, self-	cleared bit.							
RST_REG	Resets FAULT_SU 0: Do not reset 1: Reset to '0'	MMARY [FAULT_RE	G] to '0', self-cleared	l bit.						
RST_SYS	0: Do not reset	This bit is self-clear to 0 after writing to 1. 0: Do not reset 1: Reset register FAULT_SYS and [FAULT_SYS] to 0x00 and '0'								
RST_PWR	Resets FAULT_SU 0: Do not reset 1: Reset	mmary [fault_pv	/R] to '0' and registe	r FAULT_PWR, self-	cleared bit.					

# 7.5.15 Register: FAULT\_SUMMARY

Address: 0x2100										
B7	B6	B6 B5 B4 B3 B2 B1 B0								
	RS	VD		FAULT_COMM	FAULT_REG	FAULT_SYS	FAULT_PWR			
0	0	0	0	0	0	0	0			
R	R	R R R R R R								
FAULT_COMM	Indicate communica 0: No fault 1: Fault									
FAULT_REG	Indicate registers re 0: No fault 1: Fault	elated fault is detecte	ed							
FAULT_SYS	Indicates system fault is detected (any bits in register FAULT_SYS). 0: No fault 1: Fault									
FAULT_PWR	LT_PWR Indicates a power supply fault is detected (any bits in register FAULT_PWR) 0: No fault 1: Fault									



## 7.5.16 Register: FAULT\_REG

Address: 0x2101										
B7	B6	B6         B5         B4         B3         B2         B1         B0								
		RSVD			CONF_MON_ERR	FACTLDERR	FACT_CRC			
0	0	0	0							
R	R	R R R R R R R								
CONF_MON_ER R	Monitor. 0: No fault 1: Fault	a z registers (DEV_C	UNF1, FAULI_MSK	() nave at least on	e bit flip. For usage, re	ier to paragraph: Re	egister bit Filp			
FACTLDERR	Indicates the factory NVM registers could not be loaded from OTP. 0: No fault 1: Fault									
FACT_CRC	Indicates a CRC error has occurred in the factory register space. 0: No fault 1: Fault									

# 7.5.17 Register: FAULT\_SYS

Address: 0x2102												
B7	B6	B5	B4	B3	B2	B1	B0					
VALIDATE_DET	LFO	SHUTDOWN_REC	DRST	CTL	CTS	TSHUT	INH					
0	0	0	0	0	0	0	0					
R	R	R	R	R	R	R	R					
VALIDATE_DET	0: no transitioned to	ndicates device transitioned to VALIDATE mode ): no transitioned to VALIDATE MODE  : transitioned to VALIDATE MODE										
LFO	Indicated LFO frequ 0: no fault 1: fault											
SHUTDOWN_RE C	way to isolate itself 0: The previous SH	e was shut down using s from the stack. Send at UTDOWN was normal UTDOWN was caused	nother wake ping	or [SOFT_RESET]	to re-enable COMH	/L RX.	·					
DRST	Indicates a digital re 0: no digital reset 1: digital reset has o											
CTL	device shutdown. 0: No fault	mmunication timeout oc tion timeout occurs. Ob:				oit is not observable	if the action is set to					
CTS	Indicates a short communication timeout occurred. No action from the device. This can be served as an alert to system before reaching long communication timeout. 0: No fault 1: short communication timeout occurs											
TSHUT	Indicates the previous shutdown was due to thermal shutdown 0: die temp is < thermal shutdown threshold 1: the previous shutdown was to due thermal shutdown											
INH	Indicates INH PMOS is enabled 0: INH driver is off 1: INH driver enabled, pulls pin up to BAT											



# 7.5.18 Register: FAULT\_PWR

Address: 0x2103										
B7	B6	B5	B4	B3	B2	B1	B0			
	RSVD		CVDD_UV_DRST	CVDD_OV	DVDD_OV	AVDDREF_OV	AVAO_SW_FAIL			
0	0	0	0	0	0	0	0			
R	R R R R R R R									
CVDD_UV_DRST	Indicates CVDDUV 0: no fault 1: fault									
CVDD_OV	Indicates an over ve 0: no fault 1: fault									
DVDD_OV	Indicates an over ve 0: no fault 1: fault	oltage fault on the D	VDD pin							
AVDDREF_OV	Indicates an over voltage fault on the AVDD_REF internal supply 0: no fault 1: fault									
AVAO_SW_FAIL	Indicates a fault is detected on the AVAO_REF switch. 0: no fault 1: fault									

# 7.5.19 Register: FAULT\_COMM1

Address: 0x2104											
B7	B6	B5	B4	B3	B2	B1	B0				
RSVD	FCOMM_DET	FTONE_DET	HB_FAIL	HB_FAST	UART_FRAME	COMMCLR_DET	STOP_DET				
0	0	0	0	0	0	0	0				
R	R	R R R R R R R									
FCOMM_DET	Indicates the fault s family 0: no fault 1: fault	0: no fault									
FTONE_DET	Indicates the fault to = 0 and vice versa.) 0: no fault 1: fault	): no fault									
HB_FAIL	[DIR_SEL] = 0 and		_	t supported with BQ	79606A-Q1 ( Detect	on is monitoring the	COML side if				
HB_FAST		vice versa.) This bit				Detection is monitorir oon the Fault Tone is					
UART_FRAME		AULT detected whe BUG_UART_FRAMI		d or transmitting res	ponse frames Furthe	er detail of the fault in	nformation is				
COMMCLR_DET	A UART/SPI communication clear signal is detected. This bit is set when Sleep2active ping is sent in UART mode. While in SPI mode, it is not set when sleep2active ping is sent. 0: no UART/SPI Comm Clear 1: UART/SPI Comm Clear detected										
STOP_DET	Indicates and unex 0: no fault 1: fault	pected STOP condit	ion is received. Appl	y to UART mode. Th	nis bit is set when Sl	eep2active ping is se	ent in ACTIVE.				



## 7.5.20 Register: FAULT\_COMM2

Address: 0x2105										
B7	B6	B5	B4	B3	B2	B1	B0			
R	SVD	SPI_FRAME	SPI_PHY	COML_FRAME	COML_PHY	COMH_FRAME	COMH_PHY			
0	0	0	0	0	0	0	0			
R	R R R R R R R									
SPI_FRAME	Indicates a SPI frame level FAULT detected when receiving command or transmitting response frames. Further detail of the fault information is available in the DEBUG_SPI_FRAME register 0: no fault 1: fault									
SPI_PHY	Indicates a SPI bit level FAULT detected when receiving command or transmitting response frames. Further detail of the fault information is available in the DEBUG_SPI_PHY register 0: no fault 1: fault									
COML_FRAME	Indicate a COML by DEBUG_COML_FF 0: no fault 1: fault		ed when receiving re	sponse frames. Furt	her details of the fau	Ilt information is avai	lable in			
COML_PHY		t level fault detected S_COML_PHY regis	,	e at least a byte level	(RC_RR) fault. Furt	her details of the fau	It information are			
COMH_FRAME	Indicate a COMH b DEBUG_COMH_FI 0: no fault 1: fault		ed when receiving re	esponse frames. Fur	ther details of the fai	ult information is ava	ilable in			
COMH_PHY		it level fault detected S_COMH_PHY regis		e at least a byte leve	(RC_RR) fault. Fur	ther details of the fau	Ilt information are			

# 7.5.21 Register: DEV\_DIAG\_STAT

Address: 0x2110	Address: 0x2110										
B7	B6	B6 B5 B4 B3 B2 B1 B0									
	RSVD PWR_DIAG_RDY INH_STAT										
0	0	0 0 0 0 0 0 0									
R	R	R R R R R R R									
PWR_DIAG_RDY	PWR_DIAG_RDY Indicates a power supply BIST test is done. It is cleared when [PWR_DIAG_GO] bit is set. 0: BIST is not done 1: BIST is done										
INH_STAT Indicates INH Pin see VINH_DET, this bit reflects real time value of pin INH 0: Voltage not detected 1: Voltage detected											

## 7.5.22 Register: PARTID

Address: 0x2120										
B7	B6	B5	B4	B3	B2	B1	B0			
	REV[7:0]									
0	0	0	0	0	0	0	0			
R	R	R	R	R	R	R	R			
REV[7:0]         Device revision 0x00 = A0, 0x01 = A1, 0x02 = A2, etc.										



## 7.5.23 Register: DIE\_ID1

Address: 0x2121										
B7	B6	B5	B4	B3	B2	B1	B0			
	ID[7:0]									
0	0	0	0	0	0	0	0			
R	R	R	R	R	R	R	R			
ID[7:0] Digital reset value 0x00, after factory NVM loaded successfully, it is value in the NVM.										

## 7.5.24 Register: DIE\_ID2

Address: 0x2122											
B7	B6	B5	B4	B3	B2	B1	B0				
	ID[7:0]										
0	0	0	0	0	0	0	0				
R	R	R	R	R	R	R	R				
ID[7:0]	D[7:0] Digital reset value 0x00, after factory NVM loaded successfully, it is value in the NVM.										

## 7.5.25 Register: DIE\_ID3

Address: 0x2123											
B7	B6	B5	B4	B3	B2	B1	B0				
	ID[7:0]										
0	0 0 0 0 0 0 0										
R	R	R	R	R	R	R	R				
ID[7:0]	D[7:0] Digital reset value 0x00, after factory NVM loaded successfully, it is value in the NVM.										

## 7.5.26 Register: DIE\_ID4

Address: 0x2124	Address: 0x2124										
B7	B6	B5	B4	B3	B2	B1	B0				
0	0	0	0	0	0	0	0				
R	R	R	R	R	R	R	R				
ID[7:0]	ID[7:0] Digital reset value 0x00, after factory NVM loaded successfully, it is value in the NVM.										

## 7.5.27 Register: DIE\_ID5

Address: 0x2125							
B7	B6	B5	B4	B3	B2	B1	B0
			ID[	7:0]			
0	0	0	0	0	0	0	0
R	R	R	R	R	R	R	R
ID[7:0]	Digital reset value 0	)x00, after factory N	/M loaded successfi	ully, it is value in the	NVM.		

## 7.5.28 Register: DIE\_ID6

Address: 0x2126	Address: 0x2126										
B7	B6	B5	B4	B3	B2	B1	B0				
			ID[	7:0]							
0	0	0	0	0	0	0	0				
R	R	R	R	R	R	R	R				
ID[7:0]	Digital reset value (	0x00, after factory N	/M loaded successfu	ully, it is value in the	NVM.						



## 7.5.29 Register: DIE\_ID7

Address: 0x2127	Address: 0x2127										
B7	B6	B5	B4	B3	B2	B1	B0				
	ID[7:0]										
0	0	0	0	0	0	0	0				
R	R	R	R	R	R	R	R				
ID[7:0]	D[7:0] Digital reset value 0x00, after factory NVM loaded successfully, it is value in the NVM.										

## 7.5.30 Register: DIE\_ID8

Address: 0x2128	ddress: 0x2128											
B7	B6	B5	B4	B3	B2	B1	B0					
	ID[7:0]											
0	0	0	0	0	0	0	0					
R	R	R	R	R	R	R	R					
ID[7:0]	D[7:0] Digital reset value 0x00, after factory NVM loaded successfully, it is value in the NVM.											

## 7.5.31 Register: DIE\_ID9

Address: 0x2129											
B7	B6	B5	B4	B3	B2	B1	B0				
	ID[7:0]										
0	0 0 0 0 0 0 0 0										
R	R	R	R	R	R	R	R				
ID[7:0]	D[7:0] Digital reset value 0x00, after factory NVM loaded successfully, it is value in the NVM.										

# 7.5.32 Register: DEBUG\_CTRL\_UNLOCK

Address: 0x2200											
B7	B6	B5	B4	B3	B2	B1	B0				
	CODE[7:0]										
0	0	0	0	0	0	0	0				
RW	RW	RW	RW	RW	RW	RW	RW				
CODE[7:0]											



# 7.5.33 Register: DEBUG\_COMM\_CTRL

Address: 0x2201												
B7	B6	B5	B4	B3	B2	B1	B0					
RSVD	COML_TX_EN	COML_RX_EN	COMH_TX_EN	COMH_RX_EN	UART_VIF_BAUD	USER_UART_E N	USER_DAISY_EN					
0	1	1	1	1	0	0	0					
RW	RW	RW RW RW RW RW RW										
COML_TX_EN	Enable COML trans 0: disable 1: enable											
COML_RX_EN	Enable COML rece 0: disable 1: enable	iver										
COMH_TX_EN	Enable COMH tran 0: disable 1: enable											
COMH_RX_EN	Enable COMH rece 0: disable 1: enable	eiver										
UART_VIF_BAUD		rices to the 250kb/s			250kb/s. Useful on D byte through the Dais							
USER_UART_EN	This bit enables [U/ 0: disable 1: enable											
USER_DAISY_E N	This bit enables the 0: the setting of bits 1: the device will co	[6:3] of current re		ent register setting								

# 7.5.34 Register: DEBUG\_COMM\_STAT

Address: 0x2300										
B7	B6	B5	B4	B3	B2	B1	B0			
	RSVD		HW_DAISY_DRV	COML_TX_ON	COML_RX_ON	COMH_TX_ON	COMH_RX_ON			
0	0	0 0 1 0 0 1 1								
R	R	R	R	R	R	R	R			
HW_DAISY_DRV	0: the DEBUG_CO register	ndicates the COML and COMH are controlled by the device itself or by MCU control : the DEBUG_COMM_CTRL [USER_DAISY_EN] = 1. COML and COMH are under manual control through DEBUG_COMM_CTRL egister : COML and COMH are controlled by the device								
COML_TX_ON	Show the current C 0: Disabled 1: Enabled	OML transmitter sta	tus							
COML_RX_ON	Show the current C 0: Disables 1: Enables	OML receiver status	;							
COMH_TX_ON	Show the current COMH transmitter status 0: Disabled 1: Enabled									
COMH_RX_ON	Show the current C 0: Disabled 1: Enabled	Show the current COMH receiver status ): Disabled								



# 7.5.35 Register: DEBUG\_SPI\_PHY

B7	B6	B5	B4	B3	B2	B1	B0
RSVD	FMT ERR	COMCLR ERR	TXDATA UNEXP	RXDATA UNEXP	TXFIFO OF	TXFIFO UF	RXFIFO OF
0					0	0	
-	-	-	-			-	-
R	R	R	R	R	R	R	R
FMT_ERR	edge is 0xFF 2. dev	<b>`</b>	ultiple of 8bit . 3. In A	me), indicates malfo ACTIVE, nCS pulses vn SPI interface.		,	0
COMCLR_ERR		pulses are received t SPI_RDY nor data	•	r. Once this fault is de FIFO.	etected, device igno	res the malformed c	omm clear. This
TXDATA_UNEXP	data from daisy cha RX/TX FIFO. Devic	ain(or from bq79600)	) after a TX FIFO tim n MISO after current	from itself or daisy c eout. Once this fault byte finished transm eeded for recovery.	is detected, device	doesn't store any	new data into
RXDATA_UNEXP	filled up, host contin doesn't store any	nues reading FIFO2 new data into RX/T	right after FIFO1 is r X FIFO. Device woul	OR initiates SPI cor read out. SPI_DRY is d sends out 0xFF on mm Clear detected. (	s low at this point) O MISO after current	nce this fault is dete byte finished transn	cted, device
TXFIFO_OF	the 2nd FIFO). Onc	e this fault is detected transmission(FIFC	ed, device doesn' t	n current FIFO is full store any new data i s at byte boundary). S	nto RX/TX FIFO. De	vice sends out 0xFF	on MISO after
TXFIFO_UF	Slave sets this fault any new data into F boundary). SPI_RD	t flag and continues RX/TX FIFO. Device IY held low till Comn	to send 0xFF on MIS sends out 0xFF on I n Clear detected. Co	ost continues to send GO when host reques VISO after current by mm Clear needed fo empty, device reject	sts data. Once this fa yte finished transmis r recovery. (FIFO 1	ault is detected, devi sion(FIFO data mas is read out, FIFO2 is	ice doesn't store sk happens at byte
RXFIFO_OF	doesn't store any happens at byte bo	new data into RX/T	X FIFO. Device send neld low till Comm Cl	t than device can ac ls out 0xFF on MISO ear detected. Comm	after current byte fi	nished transmission	(FIFO data mask



## 7.5.36 Register: DEBUG\_SPI\_FRAME

Address: 0x2302							
B7	B6	B5	B4	B3	B2	B1	B0
R	SVD	TR_SOF	TR_WAIT	RC_IERR	RC_SOF	RC_BYTE_ERR	RC_CRC
0	0	0	0	0	0	0	0
R	R	R	R	R	R	R	R
TR_SOF						SPI_RDY = 1 and rec besn't assert this bit.	
TR_WAIT	Indicates that a SPI 0: No fault 1: Fault	I COMM CLEAR is r	eceived while there	is no data in output F	FIFO regardless of S	SPI_RDY.	
RC_IERR	to a cmd "INIT byt	e', but it is configu	red as response frar	ne instead • extra da	ata is sent other tha	in the "INIT byte" i n one cmd frame duri d new command is rea	ng one nCS low
RC_SOF	Detects a start-of-fr partial cmd frame is 0: No fault 1: Fault		ostly, this is SPI COI	MM CLEAR is receiv	ed on the SPI befor	e the current frame is	finished, e.g.
RC_BYTE_ERR	Device receives data from the VIF that needs to go out on SPI, while host send data into device through SPI. (TXDATA_UNEXP should also be set) CRC is not calculated and doesn' t forward communication in daisy chain. All bytes that follow are ignored until a communication CLEAR is received. 0: No fault 1: Fault						
RC_CRC	Detects CRC error in the received command frame from SPI. The frame will be considered as discarded frame. Frame CRC is calculated only if no physical level error, IERR, BERR, SOF error detected. 0: No fault 1: Fault						

# 7.5.37 Register: DEBUG\_UART\_FRAME

Address: 0x2303									
B7	B6	B5	B4	B3	B2	B1	В0		
R	SVD	TR_SOF	TR_WAIT	RC_IERR	RC_SOF	RC_BYTE_ERR	RC_CRC		
0	0	0	0	0	0	0	0		
R	R	R	R	R	R	R	R		
TR_SOF	Indicates that a UART COMM CLEAR is received while the device is still transmitting data to host. 0: No fault 1: Fault								
TR_WAIT									
RC_IERR	"INIT byte" is set	, • expected a "INI	T byte', but it is co	•	e frame instead (e.g	d, • reserved comma . 1st byte received aff received.			
RC_SOF	Detects a start-of-fr 0: No fault 1: Fault	ame (SOF) error. Mo	ostly, this is UART C	OMM CLEAR is rece	eived on the UART	before the current frar	ne is finished.		
RC_BYTE_ERR	Other than INIT byte, if STOP error is detected in rest of byte in the frame or TX receives data while RX is using. CRC is not calculated and doesn't forward communication in daisy chain. All bytes that follow are ignored until a communication CLEAR is received. 0: No fault 1: Fault								
RC_CRC			nand frame from UA RR, SOF error detec		e considered as dis	carded frame. Frame	CRC is calculated		



## 7.5.38 Register: DEBUG\_COMH\_PHY

Address:	0x2304
----------	--------

B7	B6	B5	B4	B3	B2	B1	B0	
	RSVD		PERR	BERR_TAG	SYNC2	SYNC1	BIT	
0	0	0	0					
R	R	R	R	R	R	R	R	
PERR	will also set the [PE of data or wrong da 0: no comm error de	RR] bit. However, al ta order.) etected	onormality that isn'	PERR is a lump bit of t classified in the reg is asserted to the fo	gister can also trigge	r the [PERR] bit (e.c	•	
BERR_TAG	Indicates BERR bit is set in at least one byte in received response frame from stack device 0: received response frame doesn' t have BERR 1: received response frame has BERR							
SYNC2		extracted from the d his bit is set and the		reamble half-bit and d.	the two full bits of s	ynchronization is ou	tside of the	
SYNC1		of the preamble hal te is not processed.	f-bit and the two full	bits of synchronization	on data have errors a	and the timing is like	ly not correct, this	
BIT	The device has det 0: No fault 1: Fault	ected a data bit, how	vever, the detection s	samples is not enou	gh to guarantee a str	rong'1'or'0'.		

## 7.5.39 Register: DEBUG\_COMH\_FRAME

Address: 0x2305								
B7	B6	B5	B4	B3	B2	B1	B0	
	RSVD		RR_IERR	RR_SOF	RR_BYTE_ERR	RR_UNEXP	RR_CRC	
0	0	0	0	0	0	0	0	
R	R	R	R	R	R	R	R	
RR_IERR	byte is expected, but	ut start-of-frame (SO		n invalid frame type	improper formatting is selected. All bytes			
RR_SOF	Valid when [DIR_SEL] = 0. Detects a start-of-frame (SOF) error on COMH. The SOF bit shall only be set in the initialization frame but the SOF bit is set in the current frame that is not expected. 0: No fault 1: Fault							
RR_BYTE_ERR	byte err is on the la	st byte of the CRC, i EBUG_COMH_PH	t would check CRC	in addition to discard	initialization byte, in i ling the frame. This e are ignored until a S	error can be triggere	d by one or more	
RR_UNEXP	If [DIR_SEL] = 1, but device received response frame from COMH which is an invalid condition and device will set this error bit. 0: No fault 1: Fault							
RR_CRC	Indicates one or mo 0: No fault 1: Fault	ore COMH response	frames being discar	ded due to CRC erro	or.			



## 7.5.40 Register: DEBUG\_COML\_PHY

Address: 0x230	6							
B7	B6	B5	B4	B3	B2	B1	B0	
	RSVD		PERR	BERR_TAG	SYNC2	SYNC1	BIT	
0	0	0	0	0	0	0	0	
R	R	R	R	R	R	R	R	
PERR	will also set the [PE of data or wrong da 0: no comm error d	RR] bit. However, a ta order.) etected	bnormality that isn'	PERR is a lump bit o t classified in the reg t is asserted to the fo	jister can also trigge	r the [PERR] bit (e.c		
BERR_TAG	Indicates BERR bit is set in at least one byte in received response frame from stack device 0: received response frame doesn' t have BERR 1: received response frame has BERR							
SYNC2			emodulation of the p byte is not processe	oreamble half-bit and ed.	the two full bits of s	ynchronization is ou	tside of the	
SYNC1		of the preamble hal te is not processed.	f-bit and the two full	bits of synchronization	on data have errors a	and the timing is like	ely not correct, this	
BIT	The device has det 0: No fault 1: Fault	ected a data bit, hov	vever, the detection	samples is not enoug	gh to guarantee a str	rong '1' or '0'		

## 7.5.41 Register: DEBUG\_COML\_FRAME

Address: 0x2307								
B7	B6	B5	B4	B3	B2	B1	B0	
	RSVD		RR_IERR	RR_SOF	RR_BYTE_ERR	RR_UNEXP	RR_CRC	
0	0	0	0	0	0	0	0	
R	R	R	R	R	R	R	R	
RR_IERR	byte is expected, but		F) bit is not set, or a	n invalid frame type	improper formatting is selected. All bytes			
RR_SOF	Valid when [DIR_SEL] = 1. Detects a start-of-frame (SOF) error on COML. The SOF bit shall only be set in the initialization frame but the SOF bit is set in the current frame that is not expected. 0: No fault 1: Fault							
RR_BYTE_ERR	byte err is on the la	st byte of the CRC, i EBUG_COML_PHY	t would check CRC	in addition to discard	initialization byte, in f ding the frame. This e are ignored until a S	error can be triggered	d by one or more	
RR_UNEXP	If [DIR_SEL] = 0, but device received response frame from COML which is an invalid condition and device will set this error bit. 0: No fault 1: Fault							
RR_CRC	Indicates one or more COML response frames being discarded due to CRC error. 0: No fault 1: Fault							



## 8 Application and Implementation

备注

以下应用部分的信息不属于 TI 组件规范, TI 不担保其准确性和完整性。客户应负责确定 TI 组件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。


## 8.1 Application Information

This section is concerned with the external operation, what external components are required to add to the device to make it usable in a particular design, and how to calculate the values for those external components.

### 8.2 Typical Applications

#### 8.2.1 Bridge With Reverse Wakeup in UART

The following application circuit is used when user chooses to use UART interface and any of those features: reverse wakeup, ring architecture, fault/heartbeat tone.



### 图 8-1. Typical Bridge with Reverse Wakeup in UART Applications Circuit

#### 8.2.1.1 Design Requirements

表 8-1 describes the design parameters.

表 8-1. Recommended Design Requirement

PARAMETER	VALUE
UART speed	1Mbps

#### 8.2.1.2 Detailed Design Procedure

#### 8.2.1.2.1 MCU Interface (UART, NFAULT)

To select UART interface, connect nCS, nUART/SPI and SCLK pins to GND. UART interface includes RX/TX pins. They are pulled up through a 10-100k  $\Omega$  resistor to VIO like figure above.

NFAULT pin, if not used, connect to GND. Otherwise, pull it up wtih 100k  $\Omega$  to VIO.

#### 8.2.1.2.2 Daisy Chain Interface

Given that galvanic isolation is expected between BQ79600-Q1 and stack BQ devices, transformer isolation is recommended.  $\ddagger$  8.2.1 shows the interface components values.

Contact TI for transformer recommendations.



#### 8.2.1.2.3 INH Connection

INH pin is connected to the power management IC (PMIC) enable pin such that when reverse wakeup is triggered, INH would be pulled towards BAT and enable PMIC. INH pin should always be lower than BAT pin. The 100k  $\Omega$  connected to INH in  $\ddagger$  8.2.1 is to make sure INH pin potential is defined when INH driver is off.







图 8-2. Command and Response Frame for Read from 2 Stack Devices




BQ79600-Q1 ZHCSR35A - NOVEMBER 2019 - REVISED AUGUST 2020






## 8.2.2 Bridge Without Reverse Wakeup in SPI

The following application circuit is used when user chooses to use SPI interface and none of those features: reverse wakeup, ring architecture, fault/heartbeat tone.





### 8.2.2.1 Design Requirements

**8-2** describes the design parameters.

表 8-2. K	ley Reqι	lirements
----------	----------	-----------

PARAMETER	VALUE						
SPI speed	2 - 6Mbps						



## 8.2.2.2 Detailed Design Procedure

#### 8.2.2.2.1 MCU Interface (SPI, SPI\_RDY, NFAULT)

To select SPI interface, connect MOSI, MISO, SCLK, nCS, nUART/SPI as figure above shows. Connect SPI\_RDY to MCU GPIO port for SPI flow control use,  $\ddagger 7.3.2.1.2.2.1$ .

NFAULT pin, if not used, connect to GND. Otherwise, pull it up wtih 100K  $\Omega$  to VIO.

#### 8.2.2.2.2 Daisy Chain Interface

Refer to 节 8.2.1.2.2.

#### 8.2.2.3 Application Performance Plot

See Application Performance Plot for application performanace curve.





## 9 Power Supply Recommendations

The BQ79600-Q1 can be powered by either directly from 12-V battery (nominal 9 - 16V) or regulated 5-V supply. The design consideration for both options are described in the table below.

	12-V BATTERY (nominal 9 - 16 V)	REGULATED 5-V SUPPLY
VIO	3.125 - 5.25V, decouple 0.1-µF capacitor to gnd	3.125 - 5.25V, decouple 0.1-µF capacitor to gnd
BAT	Put RC between supply battery and BAT pin, R = $10 \Omega$ , C = $0.1$ -µF capacitor. Make sure BAT pin sees no less than 5.5V and no larger than 40V.	4.75 - 5.25V, decouple 0.22-µF capacitor to gnd
CVDD	Decouple 0.22-µF capacitor to gnd	shorted to BAT
DVDD	Decouple 0.22-µF capacitor to gnd	Decouple 0.22-µF capacitor to gnd

## 表 9-1. Supply Design Considerations



## 10 Layout

The layout for this device must be designed carefully. Any design outside these guidelines can affect the communication robustness and EMI performance. Care must be taken in the layout of signals to and from the device to avoid coupling noise onto sensitive inputs. The layout of ground and power connections, as well as communication signals, should also be made carefully.

## **10.1 Layout Guidelines**

## 10.1.1 Ground Planes

It is very important to establish a clean grounding scheme to ensure best performance of the device. There is one ground pin (GND) on the device. It is a good practice to use top and bottom PCB layers for signal routing, and use middle layers as ground planes. Even on a PCB layer that is mainly for signal routing, it is good practice to have a small island of ground pour if possible to provide a low-impedance ground, rather than simply a via through the ground trace to an lower ground plane. Create a keep-out area (no other traces and no ground plane) around the daisy chain components in all PCB layers.

There is a strong recommendation to have a minimum of 4 layers in the PCB, with one fully dedicated layer as an unbroken VSS plane (except thermal reliefs). Avoid placing tracks on this layer to maintain the unbroken integrity of the plane structure.

#### **10.1.2 Bypass Capacitors for Power Supplies**

The bypass capacitors of the following pins must be placed as close to the device pins as possible to ensure proper performance.

• BAT, VIO, CVDD, DVDD

#### 10.1.3 UART/SPI communication

The UART/SPI interface (MISO/TX, MOSI/RX, SCLK, nCS, nUART/SPI\_RDY) between MCU and BQ79600-Q1 shall be kept as short and straight as possible for optimized EMC performance.

#### 10.1.4 Daisy Chain Communication

It is important to have proper layout on the COMHP/N and COMLP/N circuits in order to have the best robust daisy chain communication.

- Keep differential traces as short as possible and as straight as possible. Minimize turns and avoid any looping on the traces.
- Keep the differential traces on the same layers. Run the trace in parallel with shielding and matching trace impedance.
- Place the isolation components close to the connectors.
- Create a keep-out area (no other traces and no ground plane) around the daisy chain components in all PCB layers.

### 10.2 Layout Example

This section presents the BQ79600-Q1 Evaluation Module (EVM) design as a layout example. Given the EVM doesn't have an MCU, the example of UART/SPI connection layout is not optimized.



BQ79600-Q1 ZHCSR35A - NOVEMBER 2019 - REVISED AUGUST 2020




图 10-1. Top Layer Layout




图 10-2. Signal 1 Layer Layout






图 10-3. Signal 2 Layer Layout




图 10-4. Bottom Layer Layout



## **11 Device and Documentation Support**

#### **11.1 Device Support**

#### 11.2 第三方产品免责声明

TI 发布的与第三方产品或服务有关的信息,不能构成与此类产品或服务或保修的适用性有关的认可,不能构成此 类产品或服务单独或与任何 TI 产品或服务一起的表示或认可。

### 11.3 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新*进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

#### 11.4 支持资源

TI E2E<sup>™</sup> 中文支持论坛是工程师的重要参考资料,可直接从专家处获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题,获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的使用条款。

#### 11.5 Trademarks

# TI E2E<sup>™</sup> is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

## 11.6 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

#### 11.7 术语表

TI术语表 本术语表列出并解释了术语、首字母缩略词和定义。



# 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



## PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
BQ79600PWRQ1	Active	Production	TSSOP (PW)   16	2000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	BQ79600
BQ79600PWRQ1.A	Active	Production	TSSOP (PW)   16	2000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	BQ79600

<sup>(1)</sup> **Status:** For more details on status, see our product life cycle.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Texas

www.ti.com

## TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal	

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ79600PWRQ1	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

24-Jul-2025



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
BQ79600PWRQ1	TSSOP	PW	16	2000	353.0	353.0	32.0

# **PW0016A**



# **PACKAGE OUTLINE**

# TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.




# PW0016A

# **EXAMPLE BOARD LAYOUT**

# TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# PW0016A

# **EXAMPLE STENCIL DESIGN**

# TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE





<sup>8.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

<sup>9.</sup> Board assembly site may have different recommendations for stencil design.

## 重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源, 不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担 保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。 严禁以其他方式对这些资源进行 复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索 赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 版权所有 © 2025,德州仪器 (TI) 公司