

# BQ25858-Q1/858B-Q1: Automotive, I<sup>2</sup>C Controlled, Bidirectional Buck-Boost **Controllers with Wide Voltage Range**

#### 1 Features

- AEC-Q100 qualified for automotive applications
  - Temperature grade 1: −40°C ≤ T<sub>A</sub>≤ 150°C
- Wide input voltage operating range: 4.4V to 70V with 20mV/step
- Synchronous buck-boost DC/DC controller with NFET drivers
  - Adjustable f<sub>SW</sub> from 200kHz to 600kHz
  - Switching frequency dithering for EMI noise reduction (DRSS)
  - Optional synchronization to external clock
  - Integrated loop compensation with soft start
  - Selectable PFM operation for light load efficiency improvement (PFM or forced PWM
  - Optional gate driver supply input for optimized efficiency
- Support USB-PD Extended Power Range (EPR) in forward and reverse power direction
  - Adjustable output voltage regulation from 3.3V to 60V with 20mV/step
  - Adjustable input and output current regulation (RAC\_SNS, ROUT\_SNS) from 400mA to 20A with 50mA/step using  $5m\Omega$  resistor
- Bypass mode for highest efficiency with VOUT = VAC
- **Buck-only mode**
- High accuracy
  - ±2% output voltage regulation
  - ±3% output/input current regulation
  - ±2% input voltage regulation
- I<sup>2</sup>C controlled for optimal system performance with resistor-programmable option
  - Hardware adjustable input and output current
- Integrated 16-bit ADC for voltage, current, and temperature monitoring
- High safety integration
  - Adjustable input overvoltage and undervoltage
  - Output overvoltage and overcurrent protection
  - Thermal shutdown
- Status outputs
  - Input power present status (PG)
  - Switcher operation status (STAT)
- - 36-pin 5mm × 6mm QFN with wettable flanks

### 2 Applications

- Low voltage battery system
- Automotive USB charging
- Central compute unit multidomain
- ADAS domain controller
- Infotainment and cluster

### 3 Description


BQ25858-Q1, BQ25858B-Q1 are automotive grade, wide input voltage, bidirectional switched-mode buckboost controllers. The devices offer high-efficiency regulation over a wide voltage range with output CC-CV control. The devices integrate all the loop compensation for the buck-boost converter, thereby providing a high density solution with ease of use. In reverse mode, the devices draw power from the output supply and regulate the input terminal voltage with an added constant current loop for protection.

Besides the I<sup>2</sup>C host-controlled mode, the device also supports programmable hardware limits. Input current, and output current regulation targets can be set with single resistor on the IIN, and IOUT pins, respectively. By default, the device is programmed to provide 5V output, and the target output voltage can be adjusted via the VOUT REG register bits.

#### **Package Information**

PART PACKAGE <sup>(1)</sup>		PACKAGE SIZE <sup>(2)</sup>	BODY SIZE (NOM)	
BQ25858-Q1	RRV (VQFN 36)	5.0mm ×	5.0mm ×	
BQ25858B-Q1	IXIXV (VQI IV 30)	6.0mm	6.0mm	

- For all available packages, see Section 11. (1)
- (2) The package size (length × width) is a nominal value and includes pins, where applicable.



Simplified Schematic



# **Table of Contents**

1 Features	1	7.4 Device Functional Modes	31
2 Applications	1	7.5 BQ25858-Q1/858B-Q1 Registers	33
3 Description		8 Application and Implementation	51
4 Device Comparison	3	8.1 Application Information	
5 Pin Configuration and Functions	4	8.2 Typical Applications	
6 Specifications	7	8.3 Power Supply Recommendations	61
6.1 Absolute Maximum Ratings		8.4 Layout	
6.2 ESD Ratings		9 Device and Documentation Support	
6.3 Recommended Operating Conditions		9.1 Device Support	
6.4 Thermal Information	8	9.2 Receiving Notification of Documentation Updates	64
6.5 Electrical Characteristics	9	9.3 Support Resources	64
6.6 Timing Requirements		9.4 Trademarks	
6.7 Typical Characteristics	14	9.5 Electrostatic Discharge Caution	
7 Detailed Description		9.6 Glossary	64
7.1 Overview		10 Revision History	64
7.2 Functional Block Diagram		11 Mechanical, Packaging, and Orderable	
7.3 Feature Description		Information	66



# **4 Device Comparison**

PART NUMBER	BQ25856-Q1	BQ25858-Q1	BQ25858B-Q1
Key Feature	Li-Ion, LFP, DRSS, TSHUT → 165C, automotive qualified	Li-lon, DRSS, TSHUT → 165C, automotive qualified	Li-Ion, DRSS, TSHUT → 165C, automotive qualified
Topology	Buck-Boost charger	Buck-Boost controller	Buck-Boost controller
Power Topology	Non Power-Path	Non Power-Path	Non Power-Path
I <sup>2</sup> C Address	0X6B	0X6B	0X4B
Default Charge Profile	Li-Ion (trickle, precharge, CC, CV)	CC/CV	CC/CV
Configuration	I <sup>2</sup> C + Standalone	I <sup>2</sup> C + Standalone	I <sup>2</sup> C + Standalone
Operating VIN	4.4V → 70V	4.4V → 70V	4.4V → 70V
Pin Count	36	36	36
Package	5×6 QFN	5×6 QFN	5×6 QFN
TS Pin Function	JEITA profile	Disabled	Disabled



# **5 Pin Configuration and Functions**




Figure 5-1. BQ25858-Q1/858B-Q1, RRV Package 36-Pin VQFN Top View

Table 5-1. Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
SCL	1	DI	I²C Interface Clock – Connect SCL to the logic rail through a 10kΩ resistor.
SDA	2	DIO	I <sup>2</sup> C Interface Data – Connect SDA to the logic rail through a 10kΩ resistor.
ĪNT	3	DO	<b>Open Drain Interrupt Output –</b> Connect the $\overline{\text{INT}}$ pin to a logic rail via 10kΩ resistor. The $\overline{\text{INT}}$ pin sends an active low, 256μs pulse to host to report the converter device status and faults.
STAT	4	DO	<b>Open Drain Status Output</b> – Connect to the pull up rail via 10kΩ resistor. The STAT pin function can be disabled when DIS_STAT_PIN bit is set to 1. When disabled, this pin can be used as a general purpose indicator via the FORCE_STAT_ON bit.
NC	5		No Connect - Leave this pin floating, do not tie to PGND
PG	6	DO	Open Drain Active Low Power Good Indicator – Connect to the pull up rail via 10kΩ resistor. LOW indicates a good input source if VAC is within the programmed ACUV / ACOV operating window. The PG pin function can be disabled when DIS_PG_PIN bit is set to 1. When disabled, this pin can be used as a general purpose indicator via the FORCE_STAT3_ON bit.
CE	7	DIO	Active Low Enable Pin – Power conversion is enabled when EN_CHG bit is 1 and $\overline{\text{CE}}$ pin is LOW. $\overline{\text{CE}}$ pin must be pulled HIGH or LOW, do not leave floating. The $\overline{\text{CE}}$ pin function can be disabled when DIS_CE_PIN bit is set to 1. When disabled, this pin can be used as a general purpose indicator via the FORCE_STAT4_ON bit.



### Table 5-1. Pin Functions (continued)

PIN			
NAME	NO.	1/0	DESCRIPTION
TS / NC	8	AI	Temperature Qualification Voltage Input – This pin's function is normally disabled. If not needed, leave this pin floating.  To enable pin functionality, set EN_TS register bit to 1. Connect a negative temperature coefficient thermistor. Program temperature window with a resistor divider from REGN to TS to PGND. Power conversion suspends when TS pin voltage is out of range. Recommend 103AT-2 10kΩ thermistor.
IOUT	9	AI	Output Current Limit Setting – IOUT pin sets the maximum output current, and can be used to monitor the output current. A programming resistor to PGND is used to set the output current limit as $I_{IOUT} = K_{IOUT} / R_{IOUT}$ . When the device is under output current regulation, the voltage at IOUT pin is $V_{REF\_IOUT}$ . When IOUT pin voltage is less than $V_{REF\_IOUT}$ , the actual output current can be calculated as: $I_{IOUT} \times V_{IOUT} / (R_{IOUT} \times V_{REF\_IOUT})$ . The actual output current limit is the lower of the limits set by IOUT pin or the IOUT_REG register bits. This pin function can be disabled when EN_IOUT_PIN bit is 0. If IOUT pin is not used, this pin should be pulled to PGND, do not leave floating.
IIN	10	AI	Input Current Limit Setting – IIN pin sets the maximum input current, and can be used to monitor the input current. A programming resistor to PGND is used to set the input current limit as $I_{LIM} = K_{ILIM} / R_{IIN}$ . When the device is under input current regulation, the voltage at IIN pin is $V_{REF\_ILIM}$ . When IIN pin voltage is less than $V_{REF\_ILIM}$ , the actual input current can be calculated as: IAC = $K_{ILIM} \times V_{IIN} / (R_{IIN} \times V_{REF\_ILIM})$ . The actual input current limit is the lower of the limits set by IIN pin or the IAC_DPM register bits. This pin function can be disabled when EN_IIN_PIN bit is 0. If IIN pin is not used, this pin should be pulled to PGND, do not leave floating.
NC	11	-	No Connect - Leave this pin floating , do not tie to PGND
VO_SNS	12	Al	Output Voltage Sensing - Kelvin connect directly to the output voltage regulation point.
SRN	13	AI	<b>Current-Sense Resistor, Negative Input</b> – A 0.47-μF ceramic capacitor is placed from SRN to SRP to provide differential-mode filtering. An optional 0.1-μF ceramic capacitor is placed from the SRN pin to PGND for common-mode filtering.
SRP	14	Al	<b>Current-Sense Resistor, Positive Input</b> – A 0.47-μF ceramic capacitor is placed from SRN to SRP to provide differential-mode filtering. A 0.1-μF ceramic capacitor is placed from the SRP pin to PGND for common-mode filtering.
NC	15	-	No Connect - Leave this pin floating, do not tie to PGND
NC	16	-	No Connect - Leave this pin floating, do not tie to PGND
MODE	17	Al	<b>Mode Programming resistor –</b> Connect a resistor from this pin to PGND to select between buck-boost or buck-only operation. Refer to MODE Pin Configuration section for more details.
SW2	18	Al	Boost Side Half Bridge Switching Node – Boost side half-bridge switching node
HIDRV2	19	AO	Boost Side High-Side Gate Driver – Connect to the boost high-side N-channel MOSFET gate.
BTST2	20	Р	Boost Side High-Side Power MOSFET Gate Driver Power Supply – Connect a capacitor between BTST2 and SW2 to provide bias to the high-side MOSFET gate driver.
LODRV2	21	AO	Boost Side Low-Side Gate Driver – Connect to the boost low-side N-channel MOSFET gate.
PGND	22	-	Power Ground Return – The high current ground connection for the low-side gate drivers.
DRV_SUP	23	Р	Converter Gate Drive Supply Input – Voltage on this pin is used to drive the gates of buck-boost converter switching FET. Connect a 4.7-µF ceramic capacitor from DRV_SUP to power ground. REGN LDO voltage can be used as the gate driver supply for all switching FETs by connecting REGN to DRV_SUP pin. In high-voltage applications, it is possible to directly provide the DRV_SUP voltage with an external supply up to 12 V to achieve higher switching efficiency. See Section 7.3.3.3 for more details.
REGN	24	Р	Converter Internal Linear Regulator Output – Connect a 4.7-µF ceramic capacitor from REGN to power ground. REGN LDO voltage can be used as the gate driver supply for all switching FETs by connecting REGN to DRV_SUP pin. In high-voltage applications, it is possible to directly provide the DRV_SUP voltage with an external supply up to 12 V to achieve higher switching efficiency. See Section 7.3.3.3 for more details.
LODRV1	25	AO	Buck Side Low-Side Gate Driver – Connect to the buck low-side N-channel MOSFET gate.
BTST1	26	Р	Buck Side High-Side Power MOSFET Gate Driver Power Supply – Connect a capacitor between BTST1 and SW1 to provide bias to the high-side MOSFET gate driver.
HIDRV1	27	AO	Buck Side High-Side Gate Driver – Connect to the buck high-side N-channel MOSFET gate.
SW1	28	Al	Buck Side Half Bridge Switching Node – Buck side half-bridge switching node



## **Table 5-1. Pin Functions (continued)**

PIN		I/O	DESCRIPTION		
NAME	NO.	1/0	DESCRIPTION		
ACN	29	AI	Adapter Current-Sense Resistor, Negative Input A 0.47-μF ceramic capacitor is placed from ACN to ACP to provide differential-mode filtering. An optional 0.1-μF ceramic capacitor is placed from the ACN pin to PGND for common-mode filtering.		
ACP	30	Al	Adapter Current-Sense Resistor, Positive Input A 0.47-μF ceramic capacitor is placed from ACN to ACP to provide differential-mode filtering. A 0.1-μF ceramic capacitor is placed from the ACP pin to PGND for common-mode filtering		
NC	31	-	No Connect - Leave this pin floating, do not tie to PGND		
VAC	32	Р	Input Voltage Detection and Power VAC is the input bias to power the IC. Connect a 1µF capacitor		
VAC 33		<b>'</b>	from pin to PGND. When Reverse Mode is enabled, pin 32 is regulated to VAC_REV.		
ACUV	34	AI	VAC Undervoltage Comparator Input – Connect a resistor divider from VAC to PGND to program the undervoltage protection. When this pin falls below V <sub>REF_ACUV</sub> , the device stops power conversion. The hardware limit for input voltage regulation reference is $\overline{V}_{ACUV\_DPM}$ . The actual input voltage regulation setting is the higher of the pin-programmed value and the VAC_DPM register value. If ACUV programming is not used, pull this pin to VAC, do not leave floating.		
ACOV	35	Al	<b>VAC Overvoltage Comparator Input –</b> Connect a resistor divider from VAC to PGND to program the overvoltage protection. When this pin rises above V <sub>REF_ACOV</sub> , the device stops power conversion. If ACOV programming is not used, pull this pin to PGND, do not leave floating.		
FSW_SYNC	36	DAI	Switching Frequency and Synchronization Input – An external resistor is connected to the FSW_SYNC pin and PGND to set the nominal switching frequency. This pin can also be used to synchronize the PWM controller to an external clock.		
Thermal Pad	37	-	<b>Exposed pad beneath the IC –</b> Always solder the thermal pad to the board, and have vias on the thermal pad plane star-connecting to PGND and ground plane for high-current power converter. It also serves as a thermal pad to dissipate the heat.		



# **6 Specifications**

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
SW1, SW2 SW1, SW2 (40ns transient)  PG  BTST1, HIDRV1 with respect to SW1  BTST2, HIDRV2 with respect to SW2  DRV_SUP, LODRV1, LODRV2  ACP - ACN, SRP - SRN  CE, FSW_SYNC, IOUT, IIN, INT, REGN, SCL, SDA, TS  Output Sink Current  CE, PG, STAT  Junction temperature	VAC, ACUV, ACOV, ACP, ACN,SRP, SRN, VO_SNS	-0.3	85	V
	SW1, SW2	-2	85	V
	SW1, SW2 (40ns transient)	-4	85	V
	PG	-0.3	40	V
	BTST1, HIDRV1 with respect to SW1	-0.3	14	V
	BTST2, HIDRV2 with respect to SW2	-0.3	14	V
	DRV_SUP, LODRV1, LODRV2	-0.3	14	V
	ACP - ACN, SRP - SRN	-0.3	0.3	V
	$\overline{\text{CE}}$ , FSW_SYNC, IOUT, IIN, $\overline{\text{INT}}$ , REGN, SCL, SDA, MODE, STAT, TS	-0.3	6	V
	CE, PG, STAT		5	mA
TJ	Junction temperature	-40	150	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C

<sup>1)</sup> Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 6.2 ESD Ratings

				VALUE	UNIT
		Human body model (HBM), per AEC	Q100-002 <sup>(1)</sup>	±2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per	Corner pins	±750	V
		AEC Q100-011	All pins	±500	

<sup>(1)</sup> AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

### **6.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V <sub>AC</sub>	Input voltage	4.4		70	V
V <sub>OUT</sub>	Output voltage	3.3		60	V
V <sub>DRV_SUP</sub>	DRV_SUP pin direct drive voltage range	4.0		12	V
F <sub>SW</sub>	Switching Frequency	200		600	kHz
C <sub>IN</sub>	Buck-boost input capacitance (minimum value after derating)	80			μF
C <sub>OUT</sub>	Buck-boost output capacitance (minimum value after derating)	160 <sup>(1)</sup>			μF
C <sub>REGN</sub>	REGN capacitor (nominal value before derating)	4.7			μF
C <sub>DRV_SUP</sub>	DRV_SUP capacitor (nominal value before derating)	4.7			μF
L	Switched Inductor	2.2		15	μH
R <sub>DCR</sub>	Inductor DC resistance	1.75		60	mΩ
R <sub>AC_SNS</sub>	Input current sense resistor	0(2)	5	10	mΩ
R <sub>OUT_SNS</sub>	Output current sense resistor		5		mΩ
R <sub>IOUT</sub>	IOUT programming pulldown resistor	0.0(3)		100	kΩ
R <sub>IIN</sub>	IIN programming pulldown resistor	0.0(4)		50	kΩ



### 6.3 Recommended Operating Conditions (continued)

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
TJ	Operating junction temperature <sup>(5)</sup>	-40	150	°C

- 160μF recommended to use for tight transient performance requirements <3% with USB PD power profiles. Otherwise minimum is 80μF
- (2) When  $R_{AC\ SNS}$  is  $0m\Omega$ , input current limit function is disabled
- When R<sub>ICHG</sub> is pulled to GND, the hardware charge current limit is disabled, actual charge current is controlled by the ICHG\_REG register setting
- (4) When R<sub>ILIM\_HIZ</sub> is pulled to GND, the hardware input current limit is disabled, actual input current is controlled by the IAC\_DPM register setting
- (5) High junction temperatures degrade operating lifetime. Operating lifetime is de-rated for junction temperature greater than 125°C

#### **6.4 Thermal Information**

		BQ25858-Q1	
	BQ25858-Q1   RRV   36 PINS	UNIT	
		36 PINS	
R <sub>0JA</sub>	Junction-to-ambient thermal resistance (JEDEC <sup>(1)</sup> )	29.7	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	19.6	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	10.5	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	0.2	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	10.5	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	2.5	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

Submit Document Feedback



### **6.5 Electrical Characteristics**

VAC = ACP = ACN = SYS = SRP = SRN = 28V,  $T_J = -40^{\circ}C$  to  $+125^{\circ}C$ , and  $T_J = 25^{\circ}C$  for typical values (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
QUIESCENT CUI	RRENTS					
I <sub>Q_VAC</sub>	Quiescent input current (I <sub>VAC</sub> )	Not switching		0.75	1	mA
I <sub>Q_REV</sub>	Quiescent battery current in Reverse mode (I <sub>SRN</sub> + I <sub>SRP</sub> )	Not switching		0.75	1	mA
VAC / BAT POWE	ER UP					
V <sub>VAC_OP</sub>	VAC operating range		4.4		70	V
V <sub>VAC_OK</sub>	VAC converter enable threshold	VAC rising, no battery	4.4	-		V
V <sub>VAC_OKZ</sub>	VAC converter disable threshold	VAC falling, no battery			3.5	V
V <sub>REF_ACUV</sub>	ACUV comparator threshold to enter VAC_UVP	V <sub>ACUV</sub> falling	1.089	1.1	1.108	V
V <sub>REF_ACUV_HYS</sub>	ACUV comparator threshold hysteresis	V <sub>ACUV</sub> rising		50		mV
V <sub>VAC_INT_OV</sub>	VAC internal threshold to enter VAC_OVP	IN rising	72	74	76	V
V <sub>VAC_INT_OVZ</sub>	VAC internal thresholds to exit VAC_OVP	IN falling	69	71	73	V
V <sub>REF_ACOV</sub>	ACOV comparator threshold to enter VAC_OVP	V <sub>ACOV</sub> rising	1.184	1.2	1.206	V
V <sub>REF_ACOV_HYS</sub>	ACOV comparator threshold hysteresis	V <sub>ACOV</sub> falling		50		mV
OUTPUT VOLTA	GE REGULATION	_				
V <sub>OUT_REG_RANGE</sub>	Output voltage regulation range		3.3		60	V
	I <sup>2</sup> C setting output voltage regulation accuracy	VOUT_REG = 0x0960		48		V
VOUT DEC ACC			-2		2	%
OUT_REG_ACC		VOUT_REG = 0x0578		28		V
			-2		2	%
		VOUT_REG = 0x02EE		15		V
V <sub>OUT_REG_ACC</sub>	I <sup>2</sup> C setting output voltage regulation		-2		2	%
*OUT_REG_ACC	accuracy	VOUT_REG = 0x00FA		5		V
		V001_1120 0X00171	-2		2	%
OUTPUT CURRE	NT REGULATION					
I <sub>OUT_REG_RANGE</sub>	Output current regulation range		0.4		20	Α
		$R_{OUT\_SNS} = 5m\Omega$ , VOUT = 12V, 36V, 55V.		15		Α
		IOUT_REG = 0x012C	-3		3	%
IOUT REG ACC	I <sup>2</sup> C setting output current regulation	$R_{OUT\_SNS} = 5m\Omega$ , VOUT = 12V, 36V, 55V.		5		Α
001_1120_7100	accuracy	IOUT_REG = 0x0064	-3		3	%
		$R_{OUT\_SNS} = 5m\Omega$ , VOUT = 12V, 36V, 55V.		2		Α
		IOUT_REG = 0x0028	-5		5	%
K <sub>IOUT</sub>	Hardware output current limit set factor (Amperes of output current per $k\Omega$ on IOUT pin)	$R_{OUT\_SNS}$ = 5m $\Omega$ , $R_{IOUT}$ = 10k $\Omega$ , 5k $\Omega$ , and 3.33k $\Omega$	48	50	52	A x kΩ
	IOUT pin voltage when IOUT pin is in			2.0		V



# **6.5 Electrical Characteristics (continued)**

VAC = ACP = ACN = SYS = SRP = SRN = 28V,  $T_J$  = -40°C to +125°C, and  $T_J$  = 25°C for typical values (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		D = 5m0 IAC DDM = 0::00AC		8		Α
		$R_{AC\_SNS} = 5m\Omega$ , IAC_DPM = 0x00A0	-3		3	%
	<sup>2</sup> C setting input current regulation	D 50 140 DDM 00050		4		Α
IREG_DPM_ACC	accuracy in forward mode	$R_{AC\_SNS} = 5m\Omega$ , IAC_DPM = 0x0050	-4		4	%
		D - 5m0 IAC DDM - 0v0029		2		Α
		$R_{AC\_SNS} = 5m\Omega$ , IAC_DPM = 0x0028	-7		7	%
K <sub>ILIM</sub>	Hardware input current limit set factor (Amperes of input current per $k\Omega$ on ILIM_HIZ pin)	$R_{AC\_SNS}$ = 5mΩ, $R_{ILIM}$ = 5kΩ, 2.5kΩ, and 1.67kΩ	19.2	20	20.8	A x kΩ
V <sub>REF_ILIM_HIZ</sub>	ILIM_HIZ pin voltage when ILIM_HIZ pin is in regulation			2.0		V
V <sub>IH_ILIM_HIZ</sub>	ILIM_HIZ input high threshold to enter HIZ mode	V <sub>ILIM_HIZ</sub> rising	3.7			V
INPUT VOLTAGE	REGULATION					
V <sub>VREG_DPM_RANGE</sub>	Input voltage DPM regulation range		4.4		70	V
V <sub>VREG_DPM_ACC</sub>	I <sup>2</sup> C setting input voltage regulation	VAC DPM = 0x076C		38		V
VREG_DPM_ACC	accuracy	W.CDI W. GXO/GC	-2		2	%
		VAC_DPM = 0x04E2		25		V
V <sub>VREG_DPM_ACC</sub>	I <sup>2</sup> C setting input voltage regulation		-2		2	%
V1120_D1 III_100	accuracy in forward mode	VAC DPM = 0x03B6		19		V
	101111		-2		2	%
$V_{ACUV\_DPM}$	ACUV pin voltage when in VDPM regulation		1.198	1.210	1.222	V
REVERSE MODE	VOLTAGE REGULATION					
V <sub>REV_RANGE</sub>	VAC Voltage regulation range in Reverse mode		3.3		70	V
		VAC REV = 0x0960		48		V
V	Voltage regulation accuracy in	VAC_ILEV = 0x0900	-2		2	%
V <sub>REV_ACC</sub>	Reverse mode	VAC REV = 0x0578		28		V
		VAO_NEV = 0X0070	-2		2	%
		VAC REV = 0x02EE		15		V
V <sub>REV_ACC</sub>	VAC Voltage regulation accuracy in	7.1512.1 0.10222	-2		2	%
*REV_ACC	Reverse mode	VAC REV = 0x00FA		5		V
			-2		2	%
REVERSE MODE	CURRENT REGULATION					
		$R_{AC~SNS} = 5m\Omega$ , IAC_REV = 0x00A0		8		Α
I <sub>IREV_ACC</sub>	Input current regulation accuracy in	7.6_5.16	-3.5		3.5	%
	Reverse mode	$R_{AC~SNS} = 5m\Omega$ , IAC_REV = 0x0028		2		A
		_	-5.5	,	5.5	
U IMO	Temporary higher current limit for IIN or IOUT. Percentage above the	EN_OVLD = 1 and OVLD_ILIM2 = 0		150		%
ILIM2	IAC_REG or IOUT_REG register values. ILIM2 duration is toVLD	EN_OVLD = 1 and OVLD_ILIM2 = 1		200		%
ILIM3	Maximum temporary current limit for IIN or IOUT. ILIM3 duration is t <sub>3L_OVLD</sub>	Absolute maximum current limit across $5m\Omega$ R <sub>AC SNS</sub> and/or $5m\Omega$ R <sub>OUT SNS</sub> . EN_OVLD_3L = 1 and EN_OVLD = 1		20		А

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated



### **6.5 Electrical Characteristics (continued)**

VAC = ACP = ACN = SYS = SRP = SRN = 28V,  $T_J = -40^{\circ}C$  to  $+125^{\circ}C$ , and  $T_J = 25^{\circ}C$  for typical values (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Temporary higher current limit for	EN_OVLD = 1 and OVLD_ILIM2 = 0		150		%
ILIM2_IIN	IIN. Percentage above the IAC_REG register value	EN_OVLD = 1 and OVLD_ILIM2 = 1		200		%
II ING IOLIT	Temporary higher current limit	EN_OVLD = 1 and OVLD_ILIM2 = 0		150		%
ILIM2_IOUT	for IOUT. Percentage above the IOUT_REG register value	EN_OVLD = 1 and OVLD_ILIM2 = 1		200		%
BATTERY CHAR	GER PROTECTION					
V <sub>ICHG</sub> oc	Battery charge over-current threshold	V <sub>SRP</sub> - V <sub>SRN</sub> rising	120		170	mV
- I <sub>BYPASS_OCP</sub>	Bypass mode over-current threshold	$R_{OUT\_SNS} = 5m\Omega$ , $V_{SRP} - V_{SRN}$ rising, $I_{OUT\_REG} = 5A$	4.5	5	5.5	А
THERMAL SHUT	DOWN					
	Thermal shutdown rising threshold	Temperature increasing		165		°C
T <sub>SHUT</sub>	Thermal shutdown falling threshold	Temperature decreasing		150		°C
REGN REGULAT	TOR AND GATE DRIVE SUPPLY (DRV_S	, ,				
		IREGN = 20mA	4.8	5	5.2	V
$V_{REGN}$	REGN LDO output voltage	VAC = 5V, IREGN = 20mA	4.35	4.6		V
I <sub>REGN</sub>	REGN LDO current limit	VREGN = 4.5V	70			mA
V <sub>REGN_OK</sub>	REGN OK threshold to allow	REGN rising		3.55		V
V <sub>DRV_UVPZ</sub>	switching  DRV_SUP under-voltage threshold to allow switching	DRV_SUP rising		,	3.7	V
V <sub>DRV_OVP</sub>	DRV_SUP over-voltage threshold to disable switching	DRV_SUP rising	12.8	13.2	13.6	V
POWER-PATH M						
	VAC discharge load current		16			mA
I <sub>AC_LOAD</sub>			16			
BAT_LOAD	Battery (SRP) discharge load current		10			mA
SWITCHING FRE	EQUENCY AND SYNC	1001.0				
$f_{SW}$	Switching Frequency	$R_{FSW\_SYNC}$ = 133kΩ $R_{FSW\_SYNC}$ = 50kΩ	212 425	250 500	288 575	kHz kHz
V <sub>IH_SYNC</sub>	FSW_SYNC input high threshold		1.3			V
V <sub>IL_SYNC</sub>	FSW_SYNC input low threshold				0.4	V
PW <sub>SYNC</sub>	FSW SYNC input pulse width		80			ns
PWM DRIVERS			,			
R <sub>HIDRV1_ON</sub>	Buck side high-side turnon resistance	V <sub>BTST1</sub> - V <sub>SW1</sub> = 5V		3.4		Ω
R <sub>HIDRV1_OFF</sub>	Buck side high-side turnoff resistance	V <sub>BTST1</sub> - V <sub>SW1</sub> = 5V		1.0		Ω
V <sub>BTST1_REFRESH</sub>	Bootstrap refresh comparator threshold voltage	BTST1 falling, V <sub>BTST1</sub> - V <sub>SW1</sub> when low-side refresh pulse is requested	2.7	3.1	3.9	V
R <sub>LODRV1</sub> ON	Buck side low-side turnon resistance	VREGN = 5V		3.4		Ω
R <sub>LODRV1</sub> OFF	Buck side low-side turnoff resistance	VREGN = 5V		1.0		Ω
t <sub>DT1</sub>	Buck side dead time, both edges			45		ns
R <sub>HIDRV2_ON</sub>	Boost side high-side turnon resistance	V <sub>BTST2</sub> - V <sub>SW2</sub> = 5V		3.4		Ω
R <sub>HIDRV2_OFF</sub>	Boost side high-side turnoff resistance	V <sub>BTST2</sub> - V <sub>SW2</sub> = 5V		1.0		Ω
V <sub>BTST2_REFRESH</sub>	Bootstrap refresh comparator threshold voltage	BTST2 falling, V <sub>BTST2</sub> - V <sub>SW2</sub> when low-side refresh pulse is requested	2.7	3.1	3.9	V



### **6.5 Electrical Characteristics (continued)**

 $VAC = ACP = ACN = SYS = SRP = SRN = 28V, \ T_J = -40^{\circ}C \ to \ +125^{\circ}C, \ and \ T_J = 25^{\circ}C \ for \ typical \ values \ (unless \ otherwise)$ noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
R <sub>LODRV2_ON</sub>	Boost side low-side turnon resistance	VREGN = 5V		3.4		Ω
R <sub>LODRV2_OFF</sub>	Boost side low-side turnoff resistance	VREGN = 5V		1.0		Ω
t <sub>DT2</sub>	Boost side dead time, both edges			45		ns
ANALOG-TO-DI	IGITAL CONVERTER (ADC)					
		ADC_SAMPLE[1:0] = 00		24		ms
t <sub>ADC_CONV</sub>	Conversion-time, each measurement	ADC_SAMPLE[1:0] = 01		12		ms
		ADC_SAMPLE[1:0] = 10		6		ms
		ADC_SAMPLE[1:0] = 00	14	15		bits
ADC <sub>RES</sub>	Effective resolution	ADC_SAMPLE[1:0] = 01	13	14		bits
		ADC_SAMPLE[1:0] = 10	12	13		bits
ADC MEASURE	EMENT RANGE AND LSB					
	Input current ADC reading (positive or	Range with 5mΩ R <sub>AC_SNS</sub>	-20000		20000	mA
I <sub>AC_ADC</sub>	negative)	LSB with 5mΩ R <sub>AC_SNS</sub>		8.0		mA
1	Output current ADC reading (positive	Range with 5mΩ R <sub>BAT_SNS</sub>	-20000		20000	mA
I <sub>OUT_ADC</sub>	or negative)	LSB with 5mΩ R <sub>BAT_SNS</sub>		2		mA
V	Input valtage ADC reading	Range	0		65534	mV
$V_{AC\_ADC}$	Input voltage ADC reading	LSB		2		mV
V	VO SNS valtage ADC reading	Range	0		65534	mV
$V_{OUT\_ADC}$	VO_SNS voltage ADC reading	LSB		2		mV
TO	TS voltage ADC reading, as	Range	0		99.9	%
TS <sub>ADC</sub>	percentage of REGN	LSB		0.098		%
I <sup>2</sup> C INTERFACE	(SCL, SDA)					
V <sub>IH</sub>	Input high threshold level		1.3			V
V <sub>IL</sub>	Input low threshold level				0.4	V
V <sub>OL</sub>	Output low threshold level	Sink current = 5mA			0.4	V
I <sub>IN_BIAS</sub>	High-level leakage current	Pull up rail 3.3V			1	μA
LOGIC I/O PIN (	CE, PG , STAT)					
V <sub>IH</sub>	Input high threshold level (CE)		1.3			V
V <sub>OL</sub>	Output low threshold level (CE, PG, STAT)	Sink current = 5mA			0.4	V
V <sub>IL</sub>	Input low threshold level (CE)				0.4	V
I <sub>OUT_BIAS</sub>	High-level leakage current (CE, PG, STAT)	Pull up rail 3.3V			1	μΑ

Product Folder Links: BQ25858-Q1 BQ25858B-Q1




# **6.6 Timing Requirements**

		MIN	NOM	MAX	UNIT
VAC / BAT POWER	UP		,		
t <sub>ACOV_DGL</sub>	Enter ACOV deglitch time, ACOV rising		100		μs
t <sub>ACOVZ_DGL</sub>	Exit ACOV deglitch time, ACOV falling		12		ms
t <sub>ACUV_DGL</sub>	Enter ACUV deglitch time, ACUV falling		100		μs
t <sub>ACUVZ_DGL</sub>	Exit ACUV deglitch time, ACUV rising		12		ms
t <sub>TS_DGL</sub>	Deglitch time for TS threshold crossing		25		ms
	Overload time during which ILIM2 is allowed, TOVLD_SET = 0		25		ms
t <sub>OVLD</sub>	Overload time during which ILIM2 is allowed, TOVLD_SET = 1		50		ms
t <sub>MAX</sub>	Time required before a new overload event is allowed after an original overload event. EN_OVLD_TMAX = 1		100		ms
t <sub>OVLD_3L</sub>	Deglitch time before engaging ILIM2, allowing maximum current for this time. EN_OVLD_3L = 1		1		ms
I <sup>2</sup> C INTERFACE					
f <sub>SCL</sub>	SCL clock frequency			1000	kHZ
DIGITAL CLOCK AN	ND WATCHDOG				
t <sub>LP_WDT</sub>	I <sup>2</sup> C Watchdog reset time (EN_HIZ = 1, WATCHDOG[1:0] = 160s)	100	160		s
t <sub>WDT</sub>	I <sup>2</sup> C Watchdog reset time (EN_HIZ = 0, WATCHDOG[1:0] = 160s)	130	160		s



### **6.7 Typical Characteristics**

 $C_{VAC}$  = 80 $\mu$ F,  $C_{OUT}$ = 80 $\mu$ F,  $f_{SW}$  = 450kHz,  $T_A$  = 25°C (unless otherwise specified)





### 7 Detailed Description

#### 7.1 Overview

BQ25858-Q1, BQ25858B-Q1 are wide voltage, bidirectional switched-mode synchronous buck-boost controllers. The device offers high-efficiency voltage conversion over a wide voltage range with output CC-CV control. The device integrates all the loop compensation and 5V gate drivers for the buck-boost converter, thereby providing a high density solution with ease of use. The switching frequency of the device can be programmed or forced to follow an external clock frequency via the FSW\_SYNC pin. While switching under light-load, the device offers an optional Pulse Frequency Modulation (PFM) scheme to increase efficiency. In reverse mode, the device draws power from the output supply and regulates the input terminal voltage with an added constant current loop for protection.

Besides the  $I^2C$  host-controlled mode, the device also supports programmable hardware limits. Input current, and output current regulation targets can be set with single resistor on the IIN, and IOUT pins, respectively. By default, the device is programmed to provide 5V output, and the target output voltage can be adjusted via the VOUT\_REG register bits. Forward switching function is controlled via the  $\overline{CE}$  pin.

The input operating window is programmed via the ACUV and ACOV pins. When the input voltage is outside the programmed window, the device automatically stops switching, and the  $\overline{PG}$  pin pulls HIGH.

The BQ25858-Q1, BQ25858B-Q1 provide various safety features including over-voltage and over-current protections on the input and the output. The thermal shutdown prevents operating when the junction temperature exceeds the T<sub>SHUT</sub> limit.


The device has two status pins (STAT, and  $\overline{PG}$ ) to indicate the switcher and input voltage status. These pins can be used to drive LEDs or communicate with a host processor. If needed, these pins can also be used as general purpose indicators and their status controlled directly by the I<sup>2</sup>C interface. In addition, the  $\overline{CE}$  pin can also be used as a general purpose indicator. The  $\overline{INT}$  pin immediately notifies host when the device status changes, including faults.

The device also provides a 16-bit analog-to-digital converter (ADC) for monitoring input current, output current and input/output/thermistor voltages (IAC, IOUT, VAC, VOUT, TS).

The device comes with a 36-pin 5mm × 6mm QFN package with 0.5mm pin pitch.



### 7.2 Functional Block Diagram



#### 7.3 Feature Description

#### 7.3.1 Device Power-On-Reset

The internal bias circuits are powered from either VAC or SRN. When VAC rises above  $V_{VAC\_OK}$ , power conversion is allowed. When BAT rises above 3V, reverse mode operation is allowed.

A POR occurs when one of these supplies rises above its corresponding  $V_{OK}$  level, while the other supply is below its corresponding  $V_{OK}$  level. After the POR,  $I^2C$  interface is ready for communication and all the registers are reset to default value. The host can access all the registers after POR.

#### 7.3.2 Device Power-Up From Battery Without Input Source

If only battery is present and the voltage is above 3V threshold, the device is ready for I<sup>2</sup>C communication, and the converter is ready to start operation in reverse mode. The REGN LDO stays off to minimize the quiescent current. The ADC can be used to monitor all system parameters.

#### 7.3.3 Device Power Up From Input Source

When a valid input source ( $V_{VAC\_OK}$  < VAC and VAC within the ACUV and ACOV operating window) is detected, the  $\overline{PG}$  pin pulls LOW. If power conversion is enabled, the device proceeds to enable the REGN LDO and power up the buck-boost converter.

#### 7.3.3.1 VAC Operating Window Programming (ACUV and ACOV)

The VAC operating window can be programmed via the ACUV and ACOV pins using a three-resistor divider from VAC to PGND as shown in Figure 7-1.




Figure 7-1. ACUV and ACOV Programming

When  $V_{ACUV}$  falls and reaches  $V_{ACUV\_DPM}$ , the device enters input voltage regulation, thereby reducing the output current.  $V_{ACUV}$  continues falling below  $V_{REF\_ACUV}$ , the device automatically stops the converter and the  $\overline{PG}$  pin pulls high.

When  $V_{ACOV}$  rises above  $V_{RFF}$  ACOV, the device automatically stops the converter and the  $\overline{PG}$  pin pulls high.

The following equations govern the relationship between the resistor divider and the target operating voltage window programmed by ACOV and ACUV pins:

$$V_{ACOV\_TARGET} = V_{REF\_ACOV} \times \frac{R_{AC1} + R_{AC2} + R_{AC3}}{R_{AC3}}$$
 (1)

$$V_{ACUV\_TARGET} = V_{REF\_ACUV} \times \frac{R_{AC1} + R_{AC2} + R_{AC3}}{R_{AC2} + R_{AC3}}$$
(2)

If unused, tie ACUV to VAC and ACOV to PGND in order to apply the internal VAC operating window (V<sub>VAC OP</sub>).

#### 7.3.3.2 MODE Pin Configuration

The MODE pin can be used to configure the device as either a buck-boost or buck-only configuration. When configured as buck-only typical inductor value used must be provided to appropriately compensate the converter. The closest inductor to the values presented below should be programmed via the MODE pin.

At POR, the device detects the MODE pin pull down resistance, then sets the device operating mode as shown below. The MODE pin resistance detection is only done one time at the device POR, after that, the power converter will not sense the MODE pin voltage any more. Follow the resistance listed in the table below to set the desired operating mode. The surface mount resistor with ±1% or ±2% tolerance is recommended.

Table 7-1. MODE PIN Resistance Configuration Options						
OPERATION	L (nom)	R <sub>DCR</sub> (min)	R <sub>DCR</sub> (max)	TYPICAL RESISTANCE AT MODE PIN		
Buck-Boost, device detects inductance automatically	2.2µH - 15µH	L/DCR = 1260µs (1)	60mΩ	≤3.0kΩ		
Buck-Only	3.3µH	2.6mΩ	60mΩ	4.7kΩ		
Buck-Only	4.7µH	3.7mΩ	60mΩ	6.04kΩ		
Buck-Only	5.6µH	4.4mΩ	60mΩ	8.2kΩ		
Buck-Only	6.8µH	5.4mΩ	60mΩ	10.5kΩ		
Buck-Only	8.2µH	6.5mΩ	60mΩ	13.7kΩ		
Buck-Only	10µH	7.9mΩ	60mΩ	17.4kΩ		
Buck-Only	15µH	11.9mΩ	60mΩ	≥27.0kΩ		

**Table 7-1. MODE Pin Resistance Configuration Options** 

#### 7.3.3.3 REGN Regulator (REGN LDO)

The REGN LDO regulator provides a regulated bias supply for the IC and the TS external resistors. Additionally, REGN voltage can be used to drive the buck-boost switching FETs directly by tying the DRV\_SUP pin to REGN. The pull-up rail of  $\overline{PG}$ , STAT can be connected to REGN as well. The REGN LDO is enabled when below conditions are valid:

- 1. VAC voltage above V<sub>VAC OK</sub> and converter operation is enabled in forward mode.
- 2. BAT voltage above 3.8V in Reverse mode and Reverse Mode is enabled (EN REV = 1)

At high input voltages and/or large gate drive requirements, the power loss from gate driving via the REGN LDO can be excessive. This power for the gate drivers can be provided externally by directly driving the DRV\_SUP pin with a high efficiency supply ranging from 4.5V to 12V. This supply should be able to provide at least 50mA or more as required to drive the switching FET gate charge.

The power dissipation for driving the gates via the REGN LDO is:  $P_{REGN} = (VAC - V_{REGN}) \times Q_{G(TOT)1,2,3,4} \times f_{SW}$ , where  $Q_{G(TOT)1,2,3,4}$  is the sum of the total gate charge for all switching FETs and  $f_{SW}$  is the programmed switching frequency. The Safe Operating Area (SOA) below is based on a 1W power loss limit.




Figure 7-2. REGN LDO Safe Operating Area (SOA)

<sup>(1)</sup> The minimum DCR varies as a function of selected inductor: for example, a 10-μH inductor supports 7.9mΩ as the minimum DCR.

#### 7.3.3.4 Compensation-Free Buck-Boost Converter Operation

The device integrates all the loop compensation, thereby providing a high density solution with ease of use.

The power converter employs a synchronous buck-boost converter that allows converter operation from a wide range of input voltage sources. The converter operates in buck, buck-boost or boost mode. The converter can operate uninterruptedly and continuously across the three operation modes. During buck-boost mode, the converter alternates a SW1 pulse with a SW2 pulse, with effective switching frequency interleaved among these pulses for highest efficiency operation.

During boost mode operation, the HS FET is forced to turn on for 225ns in each switching cycle to ensure inductor energy is delivered to the output, effectively limiting the maximum boosting ratio. For example, when device is configured to switch at 500 kHz, the switching period is  $2 \mu \text{s}$ , yielding a duty cycle limit of  $(1 - 0.225 \mu \text{s}/2 \mu \text{s}) = 88.75\%$ . Given a 5V input, this translates to a maximum 44V output assuming 100% efficiency. The true output will be lower than this ideal limit. At lower switching frequencies, the maximum duty cycle increases, making the limitation less significant.

Table 7-2. Switching MOSPET Operation					
MODE	BUCK	BUCK-BOOST	BOOST		
HS BUCK FET	Switching at f <sub>SW</sub>	Switching (f <sub>SW</sub> interleaved between SW1 and SW2)	ON		
LS BUCK FET	Switching at f <sub>SW</sub>	Switching (f <sub>SW</sub> interleaved between SW1 and SW2)	OFF		
LS BOOST FET	OFF	Switching (f <sub>SW</sub> interleaved between SW1 and SW2)	Switching at f <sub>SW</sub>		
HS BOOST FET	ON	Switching (f <sub>SW</sub> interleaved between SW1 and SW2)	Switching at f <sub>SW</sub>		

Table 7-2. Switching MOSFET Operation

#### 7.3.3.4.1 Light-Load Operation

In order to improve converter light-load efficiency, the device switches to Pulse Frequency Modulation (PFM) control at light load when the EN\_PFM bit is set to 1. The effective switching frequency will decrease accordingly when output load decreases.

EN\_PFM bit is automatically cleared to 0 every time the converter starts and a valid SYNC clock input is detected on the FSW\_SYNC pin, thereby ensuring fixed frequency operation regardless of output current. The bit can be overwritten to 1 to allow PFM after startup even when SYNC signal is present.

Light-load PFM mode can be disabled by clearing the EN\_PFM bit. In this case, the device switches in PWM mode at a fixed switching frequency.

#### 7.3.3.5 Switching Frequency and Synchronization (FSW\_SYNC)

The device switching frequency can be programmed between 200kHz to 600kHz using a resistor from the FSW SYNC pin to PGND. The  $R_{ESW}$  resistor is related to the nominal switching frequency ( $f_{SW}$ ) by the equation:

$$R_{FSW} = \frac{1}{10 \times \left(f_{SW} \times 5 \times 10^{-12} - 500 \times 10^{-9}\right)}$$
 (3)

This pin must be pulled to PGND using a  $R_{FSW}$ , do not leave floating. In addition to programming the nominal switching frequency, the FSW\_SYNC pin can also be used to synchronize the internal oscillator to an external clock signal. The synchronization feature works over the same range as the switching frequency: 200kHz to 600kHz range.

Table 7-3. Common R<sub>FSW</sub> and Switching Frequency Values

R <sub>FSW</sub> (kΩ)	SWITCHING FREQUENCY (kHz)
200	200
133	250



Table 7-3. Common R<sub>ESW</sub> and Switching Frequency Values (continued)

R <sub>FSW</sub> (kΩ)	SWITCHING FREQUENCY (kHz)
100	300
80	350
66.67	400
57.1	450
50	500
44.4	550
40	600

#### 7.3.3.6 Device HIZ Mode

When a valid input supply is present, it is possible to force the device into HIZ Mode which disables switching, disables REGN LDO. The system load is provided by the battery in this mode. The power converter enters HIZ Mode when EN\_HIZ bit is set to 1 or the IIN pin is pulled above  $V_{IH\ ILIM\ HIZ}$  (refer to Section 7.3.4.3.1.1).

If the device is operating in reverse mode with the converter turned on, and the device enters HIZ mode (EN\_HIZ bit is set to 1 or IIN pin is pulled above  $V_{IH\_ILIM\_HIZ}$ ), switching stops. Once HIZ mode condition is cleared by the host, the device resumes reverse mode operation.

The device exits HIZ Mode when the EN HIZ bit is cleared to 0 or the IIN pin is pulled below 0.4V.

#### 7.3.4 Power Management

The device accommodates a wide range of input sources from 4.4V up to 70V.

#### 7.3.4.1 Output Voltage Programming (VOUT\_REG)

The output voltage at VO\_SNS pin can be programmed via the I2C register setting (VOUT\_REG). The output voltage range is from 3.3V to 60V with 20mV/step. The default VOUT\_REG is set to 5V.

### 7.3.4.2 Output Current Programming (IOUT pin and IOUT\_REG)

There are two distinct thresholds to limit the output current regulation point (if both are enabled, the lowest limit of these will apply):

- 1. IOUT pin pull down resistor (hardware control)
- IOUT\_REG register bits (host software control)

To set the maximum output current using the IOUT pin, a pull-down resistor to PGND is used. It is required to use a  $5m\Omega$  R<sub>OUT\_SNS</sub> sense resistor. The output current limit is controlled by:

$$I_{OUT\_MAX} = \frac{K_{IOUT}}{R_{IOUT}} \tag{4}$$

The actual output current limit is the lower value between IOUT pin setting and I2C register setting (IOUT\_REG). For example, if the register setting is 10A (0xC8), and ICHG pin has a  $10k\Omega$  resistor ( $K_{ICHG} = 50A-k\Omega$ ) to ground for 5A, the actual output current limit is 5A. The device regulates IOUT pin at 2V. If ICHG pin voltage exceeds 2V, the device enters output current regulation (CC mode).

The IOUT pin can also be used to monitor output current when device is not in output current regulation. The voltage on IOUT pin ( $V_{IOUT}$ ) is proportional to the actual output current. IOUT pin can be used to monitor output current with the following relationship:

$$I_{OUT} = \frac{K_{IOUT} \times V_{IOUT}}{R_{IOUT} \times 2V} \tag{5}$$



For example, if IOUT pin is set with  $10k\Omega$  resistor, and the IOUT voltage 1.0V, the actual output current is between 2.4A to 2.6A (based on  $K_{IOUT}$  specified).

If IOUT pin is shorted to PGND, the current limit is set by the IOUT\_REG register. If hardware output current limit function is not needed, it is recommended to short this pin to PGND. The IOUT pin function can be disabled by setting the EN\_IOUT\_PIN bit to 0 (recommended when pin is shorted to PGND). When the pin is disabled, output current limit and monitoring functions via IOUT pin are not available.

To set the maximum output current using the IOUT\_REG register bits, write to the IOUT\_REG register bits. The current limit range is from 400mA to 20,000mA with 50mA/step. The default IOUT\_REG is set to maximum code, allowing IOUT pin to limit the current in hardware.

#### 7.3.4.3 Dynamic Power Management: Input Voltage and Input Current Regulation

The device features Dynamic Power Management (DPM), which continuously monitors the input current and input voltage. When input source is over-loaded, either the current exceeds the input current limit (lower of IAC\_DPM or IIN pin setting), or the voltage falls below the input voltage limit (higher of VAC\_DPM or ACUV pin setting, V<sub>ACUV\_DPM</sub>). The device then reduces the output current until the input current falls below the input current limit and the input voltage rises above the input voltage limit.

When the output current is reduced to zero, but the input source is still overloaded, the input voltage continues to drop. Once the input voltage drops below the ACUV limit ( $V_{ACUV} < V_{REF-ACUV}$ ), the converter stops switching.

#### 7.3.4.3.1 Input Current Regulation

The total input current is a function of the system supply current and the output current. System current normally fluctuates as portions of the systems are powered up or down. Without DPM, the source must be able to supply the maximum system current and the maximum converter input current simultaneously. By using DPM, the converter reduces the output current when the input current exceeds the input current limit set by the lower of IAC\_DPM register bits, or IIN pin. This allows the current capability of the input source to be lowered, reducing system cost.

There are two thresholds to limit the input current (if both are enabled, the lower limit of these two will apply):

- 1. IAC DPM register bits (host software control)
- 2. IIN pull down resistor (hardware control)

To set the maximum current using the IAC\_DPM register bits, write to the IAC\_DPM register bits. When using a  $5m\Omega$  resistor, the input current limit range is from 0.4A to 20A with 50mA/step. The default IAC\_DPM is set to maximum code, allowing IIN pin to limit the current in hardware.

To set the maximum current using the IIN pin, refer to Section 7.3.4.3.1.1.

#### 7.3.4.3.1.1 IIN Pin

To set the maximum input current using the IIN pin, a pull-down resistor to PGND is used. When using a  $5m\Omega$  R<sub>AC\_SNS</sub> resistor, the input current limit is controlled by:  $I_{AC\_MAX} = K_{ILIM} / R_{IIN}$ .

The actual input current limit is the lower value between IIN pin setting and register setting (IAC\_DPM). For example, if the register setting is 20A, and IIN pin has a  $2k\Omega$  resistor ( $K_{ILIM} = 20A-k\Omega$ ) to ground for 10A, the actual input current limit is 10A. IIN pin can be used to set the input current limit when EN\_IIN\_PIN bit is set to 1. The device regulates the pin at  $V_{REF\_ILIM\_HIZ}$ . If pin voltage exceeds  $V_{REF\_ILIM\_HIZ}$ , the device enters input current regulation. Entering input current regulation through the pin sets the IAC\_DPM\_STAT and FLAG bits, and produces an interrupt to host. The interrupt can be masked via the IAC\_DPM\_MASK bit.

The IIN pin can also be used to monitor input current. When not in input current regulation, the voltage on IIN pin  $(V_{IIN})$  is proportional to the input current. Pin voltage can be used to monitor input current with the following relationship: IAC =  $K_{ILIM} \times V_{IIN} / (R_{IIN} \times V_{REF\_ILIM\_HIZ})$ .

If IIN pin is shorted, the input current limit is set by the IAC\_DPM register. If hardware input current limit function is not needed, it is recommended to short this pin to GND. If IIN pin is pulled above  $V_{IH\_ILIM\_HIZ}$ , the device enters HIZ mode (refer to Section 7.3.3.6). The IIN pin function can be disabled by setting the EN\_IIN\_PIN bit to



0. When the pin is disabled, input current limit and monitoring functions as well as HIZ mode control via the pin are not available.

Although the default  $R_{AC\_SNS}$  is  $5m\Omega$ , it is possible to use other values between 0 and  $10m\Omega$ . If  $0m\Omega$  is used, the input current limit function is disabled. If a  $2m\Omega$  resistor is used, the  $K_{ILIM}$  will be  $50A\times k\Omega$  and a  $5k\Omega$  resistor to ground will be required for a 10A limit.

#### 7.3.4.3.1.2 Multi-Level Current Limit (Overload Mode)

The BQ25858-Q1 offers multi-level current regulation (overload mode) to allow overload higher than the DC current rating for a brief period of time. This feature allows a brief overload on both the input and output current settings simultaneously and can be enabled using the EN\_OVLD register bit.

The overload duration is controlled by  $t_{OVLD}$ , while the overload magnitude is programmable using the OVLD\_ILIM2 register.

#### 7.3.4.3.2 Input Voltage Regulation

In addition to input current regulation, the device also offers input voltage regulation to limit the input power. This is especially useful when dealing with input sources such as solar panels, where the operating voltage must be controlled to extract the maximum power. Alternatively, if the input source current limitation is not known, input voltage regulation can be used to limit the power draw from the input source. By using input voltage regulation, the power converter reduces the output current when the input voltage falls below the input voltage limit set by the higher of VAC DPM register bits, or ACUV pin.

There are two thresholds to limit the input voltage (the higher limit of these will apply)

- VAC\_DPM register bits (host software control)
- 2. ACUV pin falling threshold (hardware control)

To set the minimum input voltage using the VAC\_DPM register bits, write the desired value directly to the VAC\_DPM register bits. The default VAC\_DPM is set to minimum code, allowing ACUV pin to limit the input voltage in hardware.

To set the minimum input voltage using the ACUV pin, refer to Section 7.3.3.1.

#### 7.3.4.4 Bypass Mode

The device supports bypass mode to allow VOUT = VAC without regulation and highest efficiency. In this operating mode, the buck and boost high-side FETs (Q1 and Q4) are both turned on, while the Buck and Boost low-side FETs (Q2 and Q3) remain off. The input power is directly passed through the power stage to the output. The switching losses of MOSFETs and the inductor core loss are eliminated, thereby providing highest efficiency. The bypass mode can be enabled by setting the EN BYPASS register bit to 1.

While device is in bypass mode, the current through  $R_{OUT\_SNS}$  is monitored and compared against the IOUT\_REG register setting. If the output current exceeds the register setting, the device automatically exits bypass mode and enters HIZ mode (completely disabling the power stage). The IBAT\_OCP\_STAT bit is set, and an INT pulse is asserted to signal the host. To recover from this fault, it is recommended to clear the EN\_HIZ bit.




Figure 7-3. BQ25858-Q1/858B-Q1 Bypass Mode Protection

### 7.3.5 Bidirectional Power Flow and Programmability

The device supports buck-boost bidirectional power flow with programmable parameters via the I2C.

In the forward direction, the power flows from INPUT to OUTPUT, and the device controls the output current, output voltage, as well as the input current and input voltage. The IOUT\_REG register bits control the current across the sense resistor connected at SRP and SRN ( $R_{OUT\_SNS}$ ). The VOUT\_REG register bits control the voltage regulation setpoint at VO\_SNS pin. The IAC\_DPM register bits control the input current across the sense resistor connected at ACP and ACN ( $R_{AC\_SNS}$ ). The VAC\_DPM register bits control the input voltage at the VAC pin.






Figure 7-4. Programmability in Forward Mode

In the reverse direction, power flows from OUTPUT to INPUT, and the device control the input current as well as the input voltage. Reverse direction power flow can be enabled by setting the EN\_REV bit to 1. The IAC\_REV register bits control the reverse input current across the sense resistor connected at ACP and ACN ( $R_{AC\_SNS}$ ). The VAC\_REV register bits control the reverse input voltage at the VAC pin.




Figure 7-5. Programmability in Reverse Mode

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated



The reverse mode operation can be stopped at any time by setting EN\_REV bit to 0; this action disables the switching converter.

**Note:** When operating as buck-only configuration via the MODE pin, it is recommended to set EN\_CHG = 0 before enabling reverse mode operation.

#### 7.3.6 Switching Frequency Dithering Feature

Normally, the IC switches in fixed frequency which can be adjusted through FSW\_SYNC pin. The power converter also supports frequency dithering to improve EMI performance and help pass the IEC-CISPR 32 specification. Dithering is disabled by default as EN\_DITHER=00b at startup. It can be enabled by setting EN\_DITHER=01/10/11b. The switching frequency is not fixed when dithering is enabled and varies within determined range by setting EN\_DITHER to 01/10/11b, which corresponds to ±2%/4%/6% switching frequency variation. A larger dithering range results in a smaller EMI noise peak, but a larger dithering range also causes slightly more output voltage ripple. Therefore, the dithering frequency range selection is a trade-off between EMI noise peak and output voltage ripple and we recommend you to choose the lowest dithering range which can pass IEC-CISPR 32 specification. The patented dithering pattern can improve EMI performance in the switching frequency up to 30-MHz range which covers the entire conductive EMI noise range.

It should be noted that the Dithering feature will not work if an external clock is provided.

#### 7.3.7 Integrated 16-Bit ADC for Monitoring

The device includes a 16-bit ADC to monitor critical system information based on the device's modes of operation. The ADC is allowed to operate if either the  $V_{VAC}$ - $V_{VAC}$ - $V_{VAC}$  or VBAT- $V_{REGN}$ - $V_{REGN}$  is valid. The ADC\_EN bit provides the ability to enable and disable the ADC to conserve power. The ADC\_RATE bit allows continuous conversion or one-shot behavior. After a one-shot conversion finishes, the ADC\_EN bit is cleared, and must be re-asserted to start a new conversion.

The ADC\_SAMPLE bits control the resolution and sample speed of the ADC. By default, ADC channels will be converted in one-shot or continuous conversion mode unless disabled in the ADC Function Disable register. If an ADC parameter is disabled by setting the corresponding bit, then the read-back value in the corresponding register will be from the last valid ADC conversion or the default POR value (all zeros if no conversions have taken place). If an ADC parameter is disabled in the middle of an ADC measurement cycle, the device will finish the conversion of that parameter, but will not convert the parameter starting the next conversion cycle. If all channels are disabled in one-shot conversion mode, the ADC\_EN bit is cleared.

The ADC\_DONE\_STAT and ADC\_DONE\_FLAG bits signal when a conversion is complete in one-shot mode only. This event produces an INT pulse, which can be masked with ADC\_DONE\_MASK. During continuous conversion mode, the ADC\_DONE\_STAT bit has no meaning and will be '0'. The ADC\_DONE\_FLAG bit will remain unchanged in continuous conversion mode.

ADC conversion operates independently of the faults present in the device. ADC conversion will continue even after a fault has occurred (such as one that causes the power stage to be disabled), and the host must set ADC\_EN = '0' to disable the ADC. ADC readings are only valid for DC states and not for transients. When host writes ADC\_EN = 0, the ADC stops immediately, and ADC measurement values correspond to last valid ADC reading.

If the host wants to exit ADC more gracefully, it is possible to do either of the following:

- 1. Write ADC RATE to one-shot, and the ADC will stop at the end of a complete cycle of conversions, or
- 2. Disable all ADC conversion channels, and the ADC will stop at the end of the current measurement.

When system load is powered from the battery (input source is removed, or device in HIZ mode), enabling the ADC automatically powers up REGN and increases the quiescent current. To keep the battery leakage low, it is recommended to duty cycle or completely disable the ADC.

### 7.3.8 Status Outputs (PG, STAT and INT)

#### 7.3.8.1 Power Good Indicator (PG)

The PG\_STAT bit goes HIGH and the  $\overline{PG}$  pin pulls LOW to indicate a good input source when a valid VAC voltage is detected. The  $\overline{PG}$  pin can drive an LED. All conditions must be met to indicate power good:

- 1. V<sub>VAC OK</sub> < V<sub>VAC</sub> < V<sub>VAC INT OV</sub>
- 2. V<sub>ACUV</sub> > V<sub>REF ACUV</sub>
- 3. V<sub>ACOV</sub> < V<sub>REF</sub> ACOV
- 4. Device not in HIZ mode

The  $\overline{PG}$  pin can be disabled via the DIS\_PG\_PIN bit. When disabled, this pin can be controlled to pull LOW using the FORCE STAT3 ON bit.

#### 7.3.8.2 Converter Status Indicator (STAT Pin)

The device indicates converter state on the open drain STAT pin. The STAT pin can drive an LED. The STAT pin function can be disabled via the DIS\_STAT\_PIN bit. When disabled, the STAT pin can be controlled to independently pull LOW using the FORCE\_STAT\_ON bit. The STAT pin is not affected by the Reverse mode and remains OFF during this mode.

Table 7-4. STAT Pin State

CONVERTER STATE	STAT INDICATOR	
Output powered (CC or CV modes)	LOW	
HIZ mode, /CE pin high or EN_CE = 0	HIGH	
Input removed or Reverse mode active	HIGH	
Fault condition which disables switching	Blinking at 1Hz	

#### 7.3.8.3 Interrupt to Host (INT)

In some applications, the host does not always monitor the power converter operation. The  $\overline{\text{INT}}$  pin notifies the system host on the device operation. By default, the following events will generate an active-low, 256 $\mu$ s INT pulse.

- 1. Valid input source conditions detected (see conditions for PG pin)
- 2. Valid input source conditions removed (see conditions for PG pin)
- 3. Entering IAC\_DPM regulation through register or IIN pin
- 4. Entering VAC\_DPM regulation through register or ACUV pin
- 5. I<sup>2</sup>C Watchdog timer expired
- 6. Converter status changes state (CHARGE STAT value change)
- 7. TS STAT changes state (TS STAT value change)
- 8. Junction temperature shutdown (TSHUT)
- 9. A rising edge on any of the \* STAT bits

Each one of these INT sources can be masked off to prevent INT pulses from being sent out when they occur. Three bits exist for each one of these events:

- The STAT bit holds the current status of each INT source
- The FLAG bit holds information on which source produced an INT, regardless of the current status
- · The MASK bit is used to prevent the device from sending out INT for each particular event

When one of the above conditions occurs (a rising edge on any of the \*\_STAT bits), the device sends out an INT pulse and keeps track of which source generated the INT via the FLAG registers. The FLAG register bits are automatically reset to zero after the host reads them, and a new edge on STAT bit is required to re-assert the FLAG.

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated




Figure 7-6. INT Generation Behavior Example

#### 7.3.9 Protections

The device closely monitors the input and battery voltage, as well as switching FET currents for safe switch-mode operation.

#### 7.3.9.1 Voltage and Current Monitoring

#### 7.3.9.1.1 VAC Over-voltage Protection (VAC\_OVP)

In order to protect downstream devices on the system rail, the input over-voltage threshold can be programed with the ACOV pin as  $V_{VACOV} = V_{REF\_ACOV}$  (refer to Section 7.3.3.1). The device also features an internal over-voltage protection preset at  $V_{VAC\_INT\_OV}$ . When the input voltage rises above the lower of these two thresholds, the device disables the converter. During input over-voltage, an INT pulse is asserted to signal the host, and the VAC\\_OV\_STAT, and \_FLAG bits are set. Additionally, the PG\_STAT bit is cleared and the  $\overline{PG}$  pin pulls HIGH. The device automatically resumes operation when the over-voltage condition goes away.

#### 7.3.9.1.2 VAC Under-voltage Protection (VAC UVP)

In order to maintain a minimum operating voltage on the system rail, the input under-voltage threshold can be programed with the ACUV pin as  $V_{VACUV} = V_{REF\_ACUV}$  (refer to Section 7.3.3.1). The device also features an internal under-voltage protection preset at  $V_{VAC\_OK}$ . When the input voltage falls below the higher of these two thresholds, the device disables the converter. During input under-voltage, an INT pulse is asserted to signal the host, and the VAC\_UV\_STAT, and \_FLAG bits are set. Additionally, the PG\_STAT bit is cleared and the  $\overline{PG}$  pin pulls HIGH. The device automatically resumes operation when the under-voltage condition goes away.

#### 7.3.9.1.3 Reverse Mode Over-voltage Protection (REV\_OVP)

While operating the converter in reverse mode, the device monitors the reverse voltage,  $V_{VAC}$ . When  $V_{VAC}$  rises above regulation target and exceeds  $V_{REV\_OVP}$ , the device stops switching, and waits for the voltage to fall below the threshold to resume switching. An INT pulse is asserted to the host.

#### 7.3.9.1.4 Reverse Mode Under-voltage Protection (REV UVP)

While operating the converter in reverse mode, the device monitors the reverse voltage,  $V_{VAC}$ . When  $V_{VAC}$  falls below the undervoltage threshold (programmable via SYSREV\_UV register bit), the device stops switching, clears the EN\_REV bit, and exits Reverse mode. During the over-voltage event duration, the REVERSE\_STAT



bit is cleared and the REVERSE FLAG bit is set to indicate a fault in reverse mode. An INT pulse is also asserted to the host

#### 7.3.9.1.5 DRV SUP Under-voltage and Over-voltage Protection (DRV OKZ)

The DRV SUP pin must maintain a valid voltage between DRV UVP and DRV OVP for proper operation of the switching power converter stage. This is true both in forward mode and in reverse mode.

When DRV\_SUP pin voltage falls below DRV\_UVP threshold, the switching converter stops operation, an INT pulse is asserted to signal the host, the DRV OKZ STAT, and DRV OKZ FLAG bits are set to signal the fault.

When DRV SUP pin voltage rises above DRV OVP threshold, the switching converter stops operation, an INT pulse is asserted to signal the host, the DRV\_OKZ\_STAT, and DRV\_OKZ\_FLAG bit are set to signal the fault.

When the DRV pin returns to normal operating range, the device automatically resumes switching in either forward or reverse mode as configured before the fault.

#### 7.3.9.1.6 REGN Under-voltage Protection (REGN OKZ)

The REGN pin is driven by an internal regulator, and must maintain a voltage above REGN OKZ for proper device operation. This is true both in forward mode and in reverse mode, and for the ADC to function in battery only mode.

If the internal regulator is overloaded externally, the pin voltage may drop. When REGN falls below REGN OKZ threshold, the switching converter stops operation. When the fault is removed, the REGN voltage recovers automatically and switching resumes in either forward or reverse mode as configured before the fault.

#### 7.3.9.2 Thermal Shutdown (TSHUT)

The device has thermal shutdown to turn off the converter when IC surface temperature exceeds TSHUT. The fault register bits TSHUT STAT and TSHUT FLAG are set and an INT pulse is asserted to the host. The converter turns back on when IC temperature is below TSHUT HYS. Note that TSHUT protection is active both in forward and reverse mode of operation.

#### 7.3.10 Serial Interface

The device uses I<sup>2</sup>C compatible interface for flexible parameter programming and instantaneous device status reporting. I<sup>2</sup>C is a bi-directional 2-wire serial interface. Only two open-drain bus lines are required: a serial data line (SDA), and a serial clock line (SCL). Devices can be considered as controllers or targets when performing data transfers. A controller is a device which initiates a data transfer on the bus and generates the clock signals to permit that transfer. At that time, any device addressed is considered a target.

The device operates as a target device with address 0x6B (0x4B for BQ25858B-Q1), receiving control inputs from the controller device like a micro-controller or digital signal processor through the registers defined in the Register Map. Registers read outside those defined in the map, return 0xFF. The I<sup>2</sup>C interface supports standard mode (up to 100kbits/s), fast mode (up to 400kbits/s), and fast mode plus (up to 1 Mbit/s). When the bus is free, both lines are HIGH. The SDA and SCL pins are open drain and must be connected to the positive supply voltage via a current source or pull-up resistor.

#### 7.3.10.1 Data Validity

The data on the SDA line must be stable during the HIGH period of the clock. The HIGH or LOW state of the data line can only change when the clock signal on SCL line is LOW. One clock pulse is generated for each data bit transferred.

Product Folder Links: BQ25858-Q1 BQ25858B-Q1

Submit Document Feedback




Figure 7-7. Bit Transfers on the I<sup>2</sup>C Bus

#### 7.3.10.2 START and STOP Conditions

All transactions begin with a START (S) and are terminated with a STOP (P). A HIGH to LOW transition on the SDA line while SCL is HIGH defines a START condition. A LOW to HIGH transition on the SDA line when the SCL is HIGH defines a STOP condition.

START and STOP conditions are always generated by the controller. The bus is considered busy after the START condition, and free after the STOP condition. When timeout condition is met, for example START condition is active for more than 2 seconds and there is no STOP condition triggered, the I<sup>2</sup>C communication will automatically reset and communication lines are free for another transmission.




Figure 7-8. START and STOP Conditions on the I<sup>2</sup>C Bus

#### **7.3.10.3 Byte Format**

Every byte on the SDA line must be 8 bits long. The number of bytes to be transmitted per transfer is unrestricted. Each byte has to be followed by an ACKNOWLEDGE (ACK) bit. Data is transferred with the Most Significant Bit (MSB) first. If a target cannot receive or transmit another complete byte of data until it has performed some other function, it can hold the SCL line low to force the controller into a wait state (clock stretching). Data transfer then continues when the target is ready for another byte of data and releases the SCL line.




Figure 7-9. Data Transfer on the I<sup>2</sup>C Bus

#### 7.3.10.4 Acknowledge (ACK) and Not Acknowledge (NACK)

The ACK signaling takes place after byte. The ACK bit allows the target to signal the controller that the byte was successfully received and another byte may be sent. All clock pulses, including the acknowledge 9<sup>th</sup> clock pulse, are generated by the controller.

The controller releases the SDA line during the acknowledge clock pulse so the target can pull the SDA line LOW and it remains stable LOW during the HIGH period of this 9<sup>th</sup> clock pulse.

A NACK is signaled when the SDA line remains HIGH during the 9<sup>th</sup> clock pulse. The controller can then generate either a STOP to abort the transfer or a repeated START to start a new transfer.

#### 7.3.10.5 Target Address and Data Direction Bit

After the START signal, a target address is sent. This address is 7 bits long, followed by the 8 bit as a data direction bit (bit R/ $\overline{W}$ ). A zero indicates a transmission (WRITE) and a one indicates a request for data (READ). The device 7-bit address is defined as 1101 011' (0x6B) (0x4B for BQ25858B-Q1) by default.




Figure 7-10. Complete Data Transfer on the I<sup>2</sup>C Bus

#### 7.3.10.6 Single Write and Read




Figure 7-11. Single Write




Figure 7-12. Single Read

If the register address is not defined, the IC sends back NACK and returns to the idle state.

#### 7.3.10.7 Multi-Write and Multi-Read

The device supports multi-read and multi-write of all registers.






Figure 7-13. Multi-Write




Figure 7-14. Multi-Read

#### 7.4 Device Functional Modes

#### 7.4.1 Host Mode and Default Mode

The device is a host controlled converter, but it can operate in default mode without host management. In default mode, the device can be used as an autonomous converter with no host or while host is in sleep mode. When the converter is in default mode, WD\_STAT bit becomes HIGH, WD\_FLAG is set to 1, and a  $\overline{\text{INT}}$  is asserted low to alert the host (unless masked by WD\_MASK). The WD\_FLAG bit would read as a '1' upon the first read and then '0' upon subsequent reads. When the converter is in host mode, WD\_STAT bit is LOW.

After power-on-reset, the device starts in default mode with watchdog timer expired. All the registers are in the default settings.

In default mode, the device regulates the output voltage to 5V, with current limit as set by the IOUT pin (refer to Section 7.3.4.2).

A write to any  $I^2C$  register transitions the converter from default mode to host mode, and initiates the watchdog timer. All the device parameters can be programmed by the host. To keep the device in host mode, the host has to reset the watchdog timer by writing 1 to WD\_RST bit before the watchdog timer expires (WD\_STAT bit is set), or disable watchdog timer by setting WATCHDOG bits = 00.

When the watchdog timer is expired, the device returns to default mode and select registers are reset to default values as detailed in the Register Map section. The Watchdog timer will be reset on any write if the watchdog timer has expired. When watchdog timer expires, WD\_STAT and WD\_FLAG is set to 1, and /INT is asserted low to alert the host (unless masked by WD MASK).






Figure 7-15. Watchdog Timer Flow Chart

### 7.4.2 Register Bit Reset

Beside the register reset by the watchdog timer in the default mode, the register and the timer could be reset to the default value by writing the REG\_RST bit to 1. The register bits which can be reset by the REG\_RST bit, are noted in the Register Map section. After the register reset, the REG\_RST bit will go back from 1 to 0 automatically.



### 7.5 BQ25858-Q1/858B-Q1 Registers

Table 7-5 lists the memory-mapped registers for the BQ25858-Q1/858B-Q1 registers. All register offset addresses not listed in Table 7-5 should be considered as reserved locations and the register contents should not be modified.

Table 7-5. BQ25858-Q1/858B-Q1 Registers

Address	Acronym	Register Name	Section
0x2	REG0x02_Output_Current_Limit	Output Current Limit	Go
0x4	REG0x04_Output_Voltage_Limit	Output Voltage Limit	Go
0x6	REG0x06_Input_Current_DPM_Limit	Input Current DPM Limit	Go
0x8	REG0x08_Input_Voltage_DPM_Limit	Input Voltage DPM Limit	Go
0xA	REG0x0A_Reverse_Mode_Input_Current_Limit	Reverse Mode Input Current Limit	Go
0xC	REG0x0C_Reverse_Mode_Input_Voltage_Limit	Reverse Mode Input Voltage Limit	Go
0x15	REG0x15_Timer_Control	Timer Control	Go
0x17	REG0x17_Converter_Control	Converter Control	Go
0x18	REG0x18_Pin_Control	Pin Control	Go
0x19	REG0x19_Reverse_Mode_Control	Reverse Mode Control	Go
0x1A	REG0x1A_Frequency_Dither_Control	Frequency Dither Control	Go
0x1B	REG0x1B_TS_Threshold_Control	TS Threshold Control	Go
0x1C	REG0x1C_TS_Region_Behavior_Control	TS Region Behavior Control	Go
0x1D	REG0x1D_TS_Reverse_Mode_Threshold_Control	TS Reverse Mode Threshold Control	Go
0x1E	REG0x1E_Bypass_and_Overload_Control	Bypass and Overload Control	Go
0x21	REG0x21_Status_1	Status 1	Go
0x22	REG0x22_Status_2	Status 2	Go
0x23	REG0x23_Status_3	Status 3	Go
0x24	REG0x24_Fault_Status	Fault Status	Go
0x25	REG0x25_Flag_1	Flag 1	Go
0x26	REG0x26_Flag_2	Flag 2	Go
0x27	REG0x27_Fault_Flag	Fault Flag	Go
0x28	REG0x28_Mask_1	Mask 1	Go
0x29	REG0x29_Mask_2	Mask 2	Go
0x2A	REG0x2A_Fault_Mask	Fault Mask	Go
0x2B	REG0x2B_ADC_Control	ADC Control	Go
0x2C	REG0x2C_ADC_Channel_Control	ADC Channel Control	Go
0x2D	REG0x2D_IAC_ADC	IAC ADC	Go
0x2F	REG0x2F_IOUT_ADC	IOUT ADC	Go
0x31	REG0x31_VAC_ADC	VAC ADC	Go
0x33	REG0x33_VOUT_ADC	VOUT ADC	Go
0x37	REG0x37_TS_ADC	TS ADC	Go
0x3B	REG0x3B_Gate_Driver_Strength_Control	Gate Driver Strength Control	Go
0x3C	REG0x3C_Gate_Driver_Dead_Time_Control	Gate Driver Dead Time Control	Go
0x3D	REG0x3D_Part_Information	Part Information	Go
0x62	REG0x62_Reverse_Mode_Current	Reverse Mode Current	Go

Complex bit access types are encoded to fit into small table cells. Table 7-6 shows the codes that are used for access types in this section.



Table 7-6. BQ25858-Q1/858B-Q1 Access Type Codes

Access Type	Code	Description				
Read Type						
R	R Read					
Write Type						
W	W	Write				
Reset or Default	Reset or Default Value					
-n		Value after reset or the default value				

### 7.5.1 REG0x02\_Output\_Current\_Limit Register (Address = 0x2) [Reset = 0x0640]

REG0x02\_Output\_Current\_Limit is shown in Table 7-7.

Return to the Summary Table.

I2C REG0x03=[15:8], I2C REG0x02=[7:0]

Table 7-7. REG0x02\_Output\_Current\_Limit Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
15:11	RESERVED	R	0x0		Reserved
10:2	IOUT_REG	R/W	0x190	Reset by: REG_RESET WATCHDOG	Output Current Regulation Limit with 5mΩ ROUT_SNS: Actual charge current is the lower of IOUT_REG and IOUT pin POR: 20000mA (190h) Range: 400mA-20000mA (8h-190h) Clamped Low Clamped High Bit Step: 50mA
1:0	RESERVED	R	0x0		Reserved

#### 7.5.2 REG0x04\_Output\_Voltage\_Limit Register (Address = 0x4) [Reset = 0x03E8]

REG0x04\_Output\_Voltage\_Limit is shown in Table 7-8.

Return to the Summary Table.

I2C REG0x05=[15:8], I2C REG0x04=[7:0]

Table 7-8. REG0x04\_Output\_Voltage\_Limit Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
15:14	RESERVED	R	0x0		Reserved
13:2	VOUT_REG	R/W		Reset by: REG_RESET	Output Voltage Regulation Limit: POR: 5000mV (FAh) Range: 3300mV-60000mV (A5h-BB8h) Clamped Low Clamped High Bit Step: 20mV
1:0	RESERVED	R	0x0		Reserved

#### 7.5.3 REG0x06\_Input\_Current\_DPM\_Limit Register (Address = 0x6) [Reset = 0x0640]

REG0x06\_Input\_Current\_DPM\_Limit is shown in Table 7-9.

Return to the Summary Table.



I2C REG0x07=[15:8], I2C REG0x06=[7:0]

Table 7-9. REG0x06\_Input\_Current\_DPM\_Limit Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
15:11	RESERVED	R	0x0		Reserved
10:2	IAC_DPM	R/W	0x190	Reset by: REG_RESET	Input Current DPM Regulation Limit with 5mΩ RAC_SNS: Actual input current limit is the lower of IAC_DPM and IIN pin POR: 20000mA (190h) Range: 400mA-20000mA (8h-190h) Clamped Low Clamped High Bit Step: 50mA
1:0	RESERVED	R	0x0		Reserved

### 7.5.4 REG0x08\_Input\_Voltage\_DPM\_Limit Register (Address = 0x8) [Reset = 0x0348]

REG0x08 Input Voltage DPM Limit is shown in Table 7-10.

Return to the Summary Table.

I2C REG0x09=[15:8], I2C REG0x08=[7:0]

Table 7-10. REG0x08\_Input\_Voltage\_DPM\_Limit Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
15:14	RESERVED	R	0x0		Reserved
13:2	VAC_DPM	R/W		Reset by: REG_RESET	Input Voltage Regulation Limit: POR: 4400mV (DCh) Range: 4400mV-70000mV (DCh-DACh) Clamped Low Clamped High Bit Step: 20mV
1:0	RESERVED	R	0x0		Reserved

#### 7.5.5 REG0x0A\_Reverse\_Mode\_Input\_Current\_Limit Register (Address = 0xA) [Reset = 0x0640]

REG0x0A\_Reverse\_Mode\_Input\_Current\_Limit is shown in Table 7-11.

Return to the Summary Table.

I2C REG0x0B=[15:8], I2C REG0x0A=[7:0]

Table 7-11. REG0x0A\_Reverse\_Mode\_Input\_Current\_Limit Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
15:11	RESERVED	R	0x0		Reserved
10:2	IAC_REV	R/W	0x190	Reset by: REG_RESET	Input Current Regulation in Reverse Mode with $5\text{m}\Omega$ RAC_SNS:
					POR: 20000mA (190h) Range: 400mA-20000mA (8h-190h) Clamped Low Clamped High Bit Step: 50mA
1:0	RESERVED	R	0x0		Reserved

### 7.5.6 REG0x0C\_Reverse\_Mode\_Input\_Voltage\_Limit Register (Address = 0xC) [Reset = 0x03E8]

REG0x0C\_Reverse\_Mode\_Input\_Voltage\_Limit is shown in Table 7-12.

Return to the Summary Table.

I2C REG0x0D=[15:8], I2C REG0x0C=[7:0]

Table 7-12. REG0x0C\_Reverse\_Mode\_Input\_Voltage\_Limit Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
15:14	RESERVED	R	0x0		Reserved
13:2	VAC_REV	R/W	0xFA	Reset by: REG_RESET	VAC Voltage Regulation in Reverse Mode: POR: 5000mV (FAh) Range: 3300mV-70000mV (A5h-DACh) Clamped Low Clamped High Bit Step: 20mV
1:0	RESERVED	R	0x0		Reserved

#### 7.5.7 REG0x15\_Timer\_Control Register (Address = 0x15) [Reset = 0x10]

REG0x15\_Timer\_Control is shown in Table 7-13.

Return to the Summary Table.

Table 7-13. REG0x15\_Timer\_Control Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
7:6	RESERVED	R	0x0		Reserved
5:4	WATCHDOG	R/W	0x1	Reset by: REG_RESET	Watchdog timer control:  00b = Disable  01b = 40s  10b = 80s  11b = 160s
3	RESERVED	R	0x0		Reserved
2:1	RESERVED	R	0x0		Reserved
0	RESERVED	R	0x0		Reserved

### 7.5.8 REG0x17\_Converter\_Control Register (Address = 0x17) [Reset = 0x09]

REG0x17 Converter Control is shown in Table 7-14.

Return to the Summary Table.

Table 7-14. REG0x17\_Converter\_Control Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
7:6	RESERVED	R	0x0		Reserved
5	WD_RST	R/W	0x0	REG_RÉSET	I2C Watchdog timer reset control:
					0b = Normal 1b = Reset (bit goes back to 0 after timer reset)
4	4 DIS_CE_PIN R/\	R/W 0x0	Reset by:	/CE pin function disable:	
				REG_RESET	0b = CE pin enabled 1b = CE pin disabled
3	EN_CHG_BIT_RES ET_BEHAVIOR	R/W	0x1	Reset by: REG_RESET	Controls the EN_CHG bit behavior when WATCHDOG expires:
					0b = EN_CHG bit resets to 0 1b = EN_CHG bit resets to 1

Table 7-14. REG0x17\_Converter\_Control Register Field Descriptions (continued)

			Tiola Boodifptiono (continuoa)		
Bit	Field	Туре	Reset	Notes	Description
2	EN_HIZ	R/W	0x0	Reset by: REG_RESET WATCHDOG Adapter Plug In	HIZ mode enable:  0b = Disable  1b = Enable
1	EN_IBAT_LOAD	R/W	0x0	Reset by: REG_RESET WATCHDOG	Load (IBAT_LOAD) Enable: Sinks current from SRP to GND. Recommend to disable IBAT ADC (IBAT_ADC_DIS = 1) while this bit is active.  0b = Disabled 1b = Enabled
0	EN_CHG	R/W	0x1	Reset by: REG_RESET WATCHDOG	Charge enable control:  0b = Disable 1b = Enable

# 7.5.9 REG0x18\_Pin\_Control Register (Address = 0x18) [Reset = 0xC0]

REG0x18\_Pin\_Control is shown in Table 7-15.

Return to the Summary Table.

Table 7-15. REG0x18\_Pin\_Control Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
				1	•
7	EN_IOUT_PIN	R/W	0x1	Reset by: REG_RESET WATCHDOG	IOUT pin function enable:  0b = IOUT pin disabled  1b = IOUT pin enabled
6	EN_IIN_PIN	R/W	0x1	Reset by: REG_RESET WATCHDOG	IIN pin function enable:  0b = IIN pin disabled 1b = IIN pin enabled
5	DIS_PG_PIN	R/W	0x0	Reset by: REG_RESET	PG pin function disable:  0b = PG pin enabled  1b = PG pin disabled
4	DIS_STAT_PIN	R/W	0x0	Reset by: REG_RESET	STAT pin function disable:  0b = STAT pin enabled  1b = STAT pin disabled
3	FORCE_STAT4_ON	R/W	0x0	Reset by: REG_RESET	CE_STAT4 pin override: Can only be forced on if DIS_CE_PIN = 1  0b = CE_STAT4 open-drain off 1b = CE_STAT4 pulls LOW
2	FORCE_STAT3_ON	R/W	0x0	Reset by: REG_RESET	PG_STAT3 pin override: Can only be forced on if DIS_PG_PIN = 1  0b = PG_STAT3 open-drain off 1b = PG_STAT3 pulls LOW
1	RESERVED	R	0x0		Reserved
0	FORCE_STAT_ON	R/W	0x0	Reset by: REG_RESET	STAT pin override: Can only be forced on if DIS_STAT_PIN = 1
					0b = STAT open-drain off 1b = STAT pulls LOW

# 7.5.10 REG0x19\_Reverse\_Mode\_Control Register (Address = 0x19) [Reset = 0x20]

REG0x19\_Reverse\_Mode\_Control is shown in Table 7-16.



Return to the Summary Table.

Table 7-16. REG0x19\_Reverse\_Mode\_Control Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
	- 10.10				· ·
7	REG_RST	R/W	0x0	Reset by: REG_RESET	Register reset to default values:  0b = Not reset  1b = Reset (bit goes back to 0 after register reset)
6	EN_IAC_LOAD	R/W	0x0	Reset by: REG_RESET WATCHDOG	VAC Load (IAC_LOAD) Enable:  0b = Disabled  1b = Enabled
5	EN_PFM	R/W	0x1	It is recommended to disable PFM when ITERM < 2A Reset by: REG_RESET	Enable PFM mode in light-load: Note this bit is reset upon a valid SYNC signal detection on FSW_SYNC pin. Host can set this bit back to 1 to force PFM operation even with a valid SYNC input
					0b = Disable (FPWM operation) 1b = Enable (PFM operation)
4	RESERVED	R	0x0		Reserved
3	PWRPATH_REDUC		0x0	Reset by:	Bypass Mode Gate-Drive Voltage Select:
	E_VDRV			REG_RESET WATCHDOG	0b = 10V 1b = 7V
2	RESERVED	R	0x0		Reserved
1	EN_AUTO_REV	R/W	0x0	To exit reverse mode, it is recommended to clear both EN_AUTO_REV and EN_REV bits Reset by: REG_RESET WATCHDOG	Auto Reverse Mode to regulate SYS when VBAT < VSYS_REV register:  0b = Disable Auto Reverse 1b = Enable Auto Reverse
0	EN_REV	R/W	0x0	To exit reverse mode, it is recommended to clear both EN_AUTO_REV and EN_REV bits Reset by: REG_RESET WATCHDOG Adapter Plug In	Reverse Mode control:  0b = Disable  1b = Enable

# 7.5.11 REG0x1A\_Frequency\_Dither\_Control Register (Address = 0x1A) [Reset = 0x00]

REG0x1A\_Frequency\_Dither\_Control is shown in Table 7-17.

Return to the Summary Table.

Table 7-17. REG0x1A\_Frequency\_Dither\_Control Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
7:5	RESERVED	R	0x0		Reserved
4:3	EN_DITHER	R/W	0x0	Reset by: REG_RESET	DRSS Enable  00b = Disable  01b = 1X  10b = 2X  11b = 3X
2:1	RESERVED	R	0x0		Reserved
0	RESERVED	R	0x0		Reserved

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated



# 7.5.12 REG0x1B\_TS\_Threshold\_Control Register (Address = 0x1B) [Reset = 0x82]

REG0x1B\_TS\_Threshold\_Control is shown in Table 7-18.

Return to the Summary Table.

Table 7-18. REG0x1B\_TS\_Threshold\_Control Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
7:6	TS_T5	R/W	0x2	Reset by: REG_RESET	TS T5 (HOT) threshold control: 00b = 41.2% (50C) 01b = 37.7% (55C) 10b = 34.375% (60C) 11b = 31.25%(65C)
5:4	RESERVED	R	0x0		Reserved
3:2	RESERVED	R	0x0		Reserved
1:0	TS_T1	R/W	0x2	Reset by: REG_RESET	TS T1 (COLD) threshold control: 00b = 77.15% (-10C) 01b = 75.32% (-5C) 10b = 73.25% (0C) 11b = 71.1% (5C)

# 7.5.13 REG0x1C\_TS\_Region\_Behavior\_Control Register (Address = 0x1C) [Reset = 0x00]

REG0x1C\_TS\_Region\_Behavior\_Control is shown in Table 7-19.

Return to the Summary Table.

Table 7-19. REG0x1C TS Region Behavior Control Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
7	RESERVED	R	0x0		Reserved
6:5	RESERVED	R	0x0		Reserved
4	RESERVED	R	0x0		Reserved
3:2	RESERVED	R	0x0		Reserved
1	RESERVED	R	0x0		Reserved
0	EN_TS	R/W	0x0	Reset by: REG_RESET	TS pin function control (applies to forward charging and reverse discharging modes):  0b = Disabled (ignore TS pin) 1b = Enabled

### 7.5.14 REG0x1D\_TS\_Reverse\_Mode\_Threshold\_Control Register (Address = 0x1D) [Reset = 0x40]

REG0x1D TS Reverse Mode Threshold Control is shown in Table 7-20.

Return to the Summary Table.

Table 7-20. REG0x1D\_TS\_Reverse\_Mode\_Threshold\_Control Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
7:6	ВНОТ	R/W	0x1	Reset by: REG_RESET	Reverse Mode TS HOT temperature threshold control: 00b = 37.7% (55C) 01b = 34.2% (60C) 10b = 31.25%(65C) 11b = Disable
5	BCOLD	R/W	0x0	Reset by: REG_RESET	Reverse Mode TS COLD temperature threshold control:  0b = 77.15% (-10C) 1b = 80% (-20C)



Table 7-20. REG0x1D\_TS\_Reverse\_Mode\_Threshold\_Control Register Field Descriptions (continued)

Bit	Field	Туре	Reset	Notes	Description
4:0	RESERVED	R	0x0		Reserved

### 7.5.15 REG0x1E\_Bypass\_and\_Overload\_Control (Address = 0x1E) [Reset = 0x20]

REG0x1E\_Bypass\_and\_Overload\_Control is shown in Table 7-21.

Return to the Summary Table.

Table 7-21. REG0x1E\_Bypass\_and\_Overload\_Control Register Field Descriptions

					To Register Field Descriptions
Bit	Field	Туре	Reset	Notes	Description
7	RESERVED	R	0x0		Reserved
6	TOVLD_SET	R	0x0	Reset by:	TOVLD timer control:
				REG_RESET	0b = 25ms 1b = 50ms
5	SYSREV_UV	R/W	0x1	Reset by:	Reverse Mode System UVP:
				REG_RESET	0b = 80% of VSYS_REV target 1b = Fixed at 3.3V
4	EN_BYPASS	R/W	0x0	Bypass mode only supported in forward mode, not operational in reverse mode. Reset by: REG_RESET WATCHDOG	Bypass mode control: Note the device automatically clears this bit and sets EN_HIZ bit when the output current exceeds IOUT_REG register value in bypass mode.  0b = Disable 1b = Enable
3	EN_OVLD_TMAX	R/W	0x0	Reset by: REG_RESET	TMAX counter control:  0b = Disable TMAX: allows new overload event after tOVLD and current falling below ILIM1  1b = Enable TMAX: allow new overload event after tMAX, even if current does not fall below ILIM1
2	EN_OVLD_3L	R/W	0x0	Reset by:	Three-level overload mode control:
				REG_RESET	0b = Disable 1b = Enable
1	OVLD_ILIM2	R/W	0x0	Reset by: REG_RESET	Overload higher current limit (percentage above IIN or IOUT):
					0b = 1.5 1b = 2
0	EN_OVLD	R/W	0x0	Reset by:	Overload Mode control:
				REG_RESET	0b = Disable 1b = Enable

### 7.5.16 REG0x21\_Status\_1 Register (Address = 0x21) [Reset = 0x00]

REG0x21\_Status\_1 is shown in Table 7-22.

Return to the Summary Table.

Table 7-22. REG0x21\_Status\_1 Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
7	ADC_DONE_STAT	R	0x0		ADC conversion status (in one-shot mode only):
					0b = Conversion not complete 1b = Conversion complete

Product Folder Links: BQ25858-Q1 BQ25858B-Q1

Table 7-22. REG0x21\_Status\_1 Register Field Descriptions (continued)

	Table 1-22. NEGOX21_Status_1 Register Field Descriptions (Continued)							
Bit	Field	Type	Reset	Notes	Description			
6	IAC_DPM_STAT	R	0x0		Input Current regulation status:			
					0b = Normal			
					1b = In Input Current regulation (ILIM pin or IAC_DPM)			
5	VAC_DPM_STAT	R	0x0		Input Voltage regulation status:			
					0b = Normal			
					1b = In Input Voltage regulation (VAC DPM or			
					VSYS_REV)			
4	RESERVED	R	0x0		Reserved			
3	WD_STAT	R	0x0		I2C Watchdog timer status:			
					0b = Normal			
					1b = WD timer expired			
2:0	CHARGE_STAT	R	0x0		Converter status:			
					000b = Not switching			
					001b = Reserved			
					010b = Reserved			
					011b = CC Mode			
					100b = CV Mode			
					101b = CV Mode			
					110b = CV Mode			
					111b = Reserved			

### 7.5.17 REG0x22\_Status\_2 Register (Address = 0x22) [Reset = 0x00]

REG0x22\_Status\_2 is shown in Table 7-23.

Return to the Summary Table.

Table 7-23. REG0x22 Status 2 Register Field Descriptions

	idolo i zoi itzookzz_otatao_z itogloto: i lota zoooptiono							
Bit	Field	Туре	Reset	Notes	Description			
7	PG_STAT	R	0x0		Input Power Good status:			
					0b = Not Power Good 1b = Power Good			
6:4	TS_STAT	R	0x0		TS (Battery NTC) status:			
					000b = Normal 001b = TS Warm 010b = TS Cool 011b = TS Cold 100b = TS Hot			
3:0	RESERVED	R	0x0		Reserved			

# 7.5.18 REG0x23\_Status\_3 Register (Address = 0x23) [Reset = 0x00]

REG0x23\_Status\_3 is shown in Table 7-24.

Return to the Summary Table.

Table 7-24. REG0x23\_Status\_3 Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
7:6	RESERVED	R	0x0		Reserved
5:4	FSW_SYNC_STAT	R	0x0		FSW_SYNC pin status:  00b = Normal, no external clock detected  01b = Valid ext. clock detected  10b = Pin fault (frequency out-of-range)  11b = Reserved



Table 7-24. REG0x23\_Status\_3 Register Field Descriptions (continued)

	idbio i 24 iteotx20_otatao_o itogioto i iola bocomptiono (continuou)									
Bit	Field	Туре	Reset	Notes	Description					
3	RESERVED	R	0x0		Reserved					
2	REVERSE_STAT	R	0x0		Converter Reverse Mode status:					
					0b = Reverse Mode off 1b = Reverse Mode On					
1	RESERVED	R	0x0		Reserved					
0	RESERVED	R	0x0		Reserved					

# 7.5.19 REG0x24\_Fault\_Status Register (Address = 0x24) [Reset = 0x00]

REG0x24\_Fault\_Status is shown in Table 7-25.

Return to the Summary Table.

Table 7-25. REG0x24\_Fault\_Status Register Field Descriptions

	Table 7-20. NEOVZi duit_Otatus Negister i leid Descriptions						
Bit	Field	Type	Reset	Notes	Description		
7	VAC_UV_STAT	R	0x0		Input under-voltage status:		
					0b = Input Normal		
					1b = Device in Input under-voltage protection		
6	VAC_OV_STAT	R	0x0		Input over-voltage status:		
					0b = Input Normal		
					1b = Device in Input over-voltage protection		
5	IBAT_OCP_STAT	R	0x0		Battery over-current status:		
					0b = Battery current normal		
					1b = Battery over-current detected		
4	VBAT_OV_STAT	R	0x0		Battery over-voltage status:		
					0b = Normal		
					1b = Device in Battery over-voltage protection		
3	TSHUT_STAT	R	0x0		Thermal shutdown status:		
					0b = Normal		
					1b = Device in thermal shutdown protection		
2	RESERVED	R	0x0		Reserved		
1	DRV_OKZ_STAT	R	0x0	In battery-only mode with	DRV_SUP pin voltage status:		
				ADC disabled, this bit	0b = Normal		
				always reads '1'	1b = DRV_SUP pin voltage is out of valid range		
0	RESERVED	R	0x0		Reserved		

### 7.5.20 REG0x25\_Flag\_1 Register (Address = 0x25) [Reset = 0x00]

REG0x25\_Flag\_1 is shown in Table 7-26.

Return to the Summary Table.

Table 7-26. REG0x25\_Flag\_1 Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
7	ADC_DONE_FLAG	R	0x0		ADC conversion INT flag (in one-shot mode only): Note: always reads 0 in continuous mode
					Access: R (ClearOnRead) 0b = Conversion not complete 1b = Conversion complete

Product Folder Links: BQ25858-Q1 BQ25858B-Q1

Table 7-26. REG0x25\_Flag\_1 Register Field Descriptions (continued)

	Table 7-20. REGUAZO_1 lag_1 Register Field Descriptions (continued)							
Bit	Field	Type	Reset	Notes	Description			
6	IAC_DPM_FLAG	R	0x0		Input Current regulation INT flag:			
					Access: R (ClearOnRead)			
					0b = Normal			
					1b = Device entered Input Current regulation			
5	VAC_DPM_FLAG	R	0x0		Input Voltage regulation INT flag:			
					Access: R (ClearOnRead)			
					0b = Normal			
					1b = Device entered Input Voltage regulation			
4	RESERVED	R	0x0		Reserved			
3	WD_FLAG	R	0x0		I2C Watchdog timer INT flag:			
					Access: R (ClearOnRead)			
					0b = Normal			
					1b = WD_STAT rising edge detected			
2	RESERVED	R	0x0		Reserved			
1	RESERVED	R	0x0		Reserved			
0	CHARGE_FLAG	R	0x0		Charge cycle INT flag:			
					Access: R (ClearOnRead)			
					0b = Not charging			
					1b = CHARGE STAT[2:0] bits changed (transition to			
					any state)			
					, ,			

# 7.5.21 REG0x26\_Flag\_2 Register (Address = 0x26) [Reset = 0x00]

REG0x26\_Flag\_2 is shown in Table 7-27.

Return to the Summary Table.

Table 7-27. REG0x26\_Flag\_2 Register Field Descriptions

Bit	Field			Notes	Pagarintian
DIL	rieiu	Туре	Reset	Notes	Description
7	PG_FLAG	R	0x0		Input Power Good INT flag:
					Access: R (ClearOnRead)
					0b = Normal
					1b = PG signal toggle detected
6	RESERVED	R	0x0		Reserved
5	RESERVED	R	0x0		Reserved
4	TS_FLAG	R	0x0		TS (Battery NTC) INT flag:
					Access: R (ClearOnRead)
					0b = Normal
					1b = TS_STAT[2:0] bits changed (transitioned to any
					state)
3	REVERSE_FLAG	R	0x0		Reverse Mode INT flag:
					Access: R (ClearOnRead)
					0b = Normal
					1b = Reverse Mode toggle detected
2	RESERVED	R	0x0		Reserved
1	FSW_SYNC_FLAG	R	0x0		FSW_SYNC pin signal INT flag:
					Access: R (ClearOnRead)
					0b = Normal
					1b = FSW_SYNC status changed
0	RESERVED	R	0x0		Reserved

# 7.5.22 REG0x27\_Fault\_Flag Register (Address = 0x27) [Reset = 0x00]

REG0x27\_Fault\_Flag is shown in Table 7-28.

Return to the Summary Table.

Table 7-28. REG0x27\_Fault\_Flag Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
7	VAC_UV_FLAG	R	0x0		Input under-voltage INT flag:
					Access: R (ClearOnRead) 0b = Normal 1b = Entered input under-voltage fault
6	VAC_OV_FLAG	R	0x0		Input over-voltage INT flag:
					Access: R (ClearOnRead) 0b = Normal 1b = Entered Input over-voltage fault
5	IBAT_OCP_FLAG	R	0x0		Battery over-current INT flag:
					Access: R (ClearOnRead) 0b = Normal 1b = Entered Battery over-current fault
4	VBAT_OV_FLAG	R	0x0		Battery over-voltage INT flag:
					Access: R (ClearOnRead)  0b = Normal  1b = Entered battery over-voltage fault
3	TSHUT_FLAG	R	0x0		Thermal shutdown INT flag:
					Access: R (ClearOnRead) 0b = Normal 1b = Entered TSHUT fault
2	RESERVED	R	0x0		Reserved
1	DRV_OKZ_FLAG	R	0x0		DRV_SUP pin voltage INT flag:
					Access: R (ClearOnRead) 0b = Normal 1b = DRV_SUP pin fault detected
0	RESERVED	R	0x0		Reserved

# 7.5.23 REG0x28\_Mask\_1 Register (Address = 0x28) [Reset = 0x00]

REG0x28\_Mask\_1 is shown in Table 7-29.

Return to the Summary Table.

Table 7-29. REG0x28\_Mask\_1 Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
7	ADC_DONE_MASK	R/W	0x0	Reset by: REG_RESET	ADC conversion INT mask (in one-shot mode only):  0b = ADC_DONE produces INT pulse  1b = ADC_DONE does not produce INT pulse
6	IAC_DPM_MASK	R/W	0x0	Reset by: REG_RESET	Input Current regulation INT mask:  0b = IAC_DPM_FLAG produces INT pulse 1b = IAC_DPM_FLAG does not produce INT pulse
5	VAC_DPM_MASK	R/W	0x0	Reset by: REG_RESET	Input Voltage regulation INT mask:  0b = VAC_DPM_FLAG produces INT pulse 1b = VAC_DPM_FLAG does not produce INT pulse
4	RESERVED	R	0x0		Reserved

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated

Table 7-29. REG0x28\_Mask\_1 Register Field Descriptions (continued)

	rable 7 25. REGOXEG_INGSK_1 Register Field Descriptions (continued)								
Bit	Field	Туре	Reset	Notes	Description				
3	WD_MASK	R/W	0x0	Reset by: REG_RESET	I2C Watchdog timer INT mask:  0b = WD expiration produces INT pulse  1b = WD expiration does not produce INT pulse				
2	RESERVED	R	0x0		Reserved				
1	RESERVED	R	0x0		Reserved				
0	CHARGE_MASK	R/W	0x0	Reset by: REG_RESET	Charge cycle INT mask:  0b = CHARGE_STAT change produces INT pulse 1b = CHARGE_STAT change does not produces INT pulse				

### 7.5.24 REG0x29\_Mask\_2 Register (Address = 0x29) [Reset = 0x00]

REG0x29\_Mask\_2 is shown in Table 7-30.

Return to the Summary Table.

### Table 7-30. REG0x29 Mask 2 Register Field Descriptions

	•	u.b.o . c	J	i leid Descriptions	
Bit	Field	Туре	Reset	Notes	Description
7	PG_MASK	R/W	0x0	Reset by: REG_RESET	Input Power Good INT mask:  0b = PG toggle produces INT pulse 1b = PG toggle does not produce INT pulse
6	RESERVED	R	0x0		Reserved
5	RESERVED	R	0x0		Reserved
4	TS_MASK	R/W	0x0	Reset by: REG_RESET	TS (Battery NTC) INT mask:  0b = TS_STAT change produces INT pulse 1b = TS_STAT change does not produce INT pulse
3	REVERSE_MASK	R/W	0x0	Reset by: REG_RESET	Reverse Mode INT mask:  0b = REVERSE_STAT toggle produces INT pulse 1b = REVERSE_STAT toggle does no produce INT pulse
2	RESERVED	R	0x0		Reserved
1	FSW_SYNC_MASK	R/W	0x0	Reset by: REG_RESET	FSW_SYNC pin signal INT mask:  0b = FSW_SYNC status change produces INT pulse 1b = FSW_SYNC status change does not produce INT pulse
0	RESERVED	R	0x0		Reserved

# 7.5.25 REG0x2A\_Fault\_Mask Register (Address = 0x2A) [Reset = 0x00]

REG0x2A\_Fault\_Mask is shown in Table 7-31.

Return to the Summary Table.

#### Table 7-31. REG0x2A Fault Mask Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
7	VAC_UV_MASK	R/W	0x0	REG_RÉSET	Input under-voltage INT mask:  0b = Input under-voltage event produces INT pulse 1b = Input under-voltage event does not produce INT pulse



Table 7-31. REG0x2A\_Fault\_Mask Register Field Descriptions (continued)

Bit	Field	Туре	Reset	Notes	Description
6	VAC_OV_MASK	R/W	0x0	,	Input over-voltage INT mask:
			REG_RESET	0b = Input over-voltage event produces INT pulse 1b = Input over-voltage event does not produce INT pulse	
5	IBAT_OCP_MASK	R/W	0x0	Reset by:	Battery over-current INT mask:
				REG_RESET	0b = Battery over-current event produces INT pulse 1b = Battery over-current event does not produce INT pulse
4	4 VBAT_OV_MASK	R/W 0x0	0x0	Reset by:	Battery over-voltage INT mask:
				REG_RESET	0b = Battery over-voltage event produces INT pulse 1b = Battery over-voltage event does not produce INT pulse
3	TSHUT_MASK	R/W	0x0	Reset by:	Thermal shutdown INT mask:
				REG_RESET	0b = TSHUT event produces INT pulse 1b = TSHUT event does not produce INT pulse
2	RESERVED	R	0x0		Reserved
1	DRV_OKZ_MASK	KZ_MASK R/W 0	0x0	Reset by:	DRV_SUP pin voltage INT mask:
				REG_RESET	0b = DRV_SUP pin fault produces INT pulse 1b = DRV_SUP pin fault does not produce INT pulse
0	RESERVED	R	0x0		Reserved

# 7.5.26 REG0x2B\_ADC\_Control Register (Address = 0x2B) [Reset = 0x60]

REG0x2B\_ADC\_Control is shown in Table 7-32.

Return to the Summary Table.

Table 7-32. REG0x2B\_ADC\_Control Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
7	ADC_EN	R/W	0x0	When EN_VREG_TEMP_COMP = 1, the ADC will be automatically enabled, regardless of the status of ADC_EN Reset by: REG_RESET WATCHDOG	ADC control:  0b = Disable ADC  1b = Enable ADC
6	ADC_RATE	R/W	0x1	Reset by: REG_RESET	ADC conversion rate control:  0b = Continuous conversion 1b = One-shot conversion
5:4	ADC_SAMPLE	R/W	0x2	Reset by: REG_RESET	ADC sample speed:  00b = 15 bit effective resolution 01b = 14 bit effective resolution 10b = 13 bit effective resolution 11b = Reserved
3	ADC_AVG	R/W	0x0	Reset by: REG_RESET	ADC average control:  0b = Single value  1b = Running average
2	ADC_AVG_INIT	R/W	0x0	Reset by: REG_RESET	ADC average initial value control:  0b = Start average using existing register value 1b = Start average using new ADC conversion
1:0	RESERVED	R	0x0		Reserved

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated



# 7.5.27 REG0x2C\_ADC\_Channel\_Control Register (Address = 0x2C) [Reset = 0x0A]

REG0x2C\_ADC\_Channel\_Control is shown in Table 7-33.

Return to the Summary Table.

Table 7-33. REG0x2C\_ADC\_Channel\_Control Register Field Descriptions

	Table 1	UU. IXEU	UX.E U_/ \L	<u> </u>	register i leiu Descriptions
Bit	Field	Type	Reset	Notes	Description
7	IAC_ADC_DIS	R/W	0x0	Reset by: REG_RESET	IAC ADC control  0b = Enable 1b = Disable
6	IOUT_ADC_DIS	R/W	0x0	Recommend to disable IOUT ADC channel when EN_IBAT_LOAD bit is 1 Reset by: REG_RESET	IOUT ADC control  0b = Enable 1b = Disable
5	VAC_ADC_DIS	R/W	0x0	Reset by: REG_RESET	VAC ADC control 0b = Enable 1b = Disable
4	VOUT_ADC_DIS	R/W	0x0	Reset by: REG_RESET	VOUT ADC control 0b = Enable 1b = Disable
3	RESERVED	R	0x0		Reserved
2	TS_ADC_DIS	R/W	0x0	Reset by: REG_RESET	TS ADC control 0b = Enable 1b = Disable
1	RESERVED	R	0x0		Reserved
0	RESERVED	R	0x0		Reserved

### 7.5.28 REG0x2D\_IAC\_ADC Register (Address = 0x2D) [Reset = 0x0000]

REG0x2D\_IAC\_ADC is shown in Table 7-34.

Return to the Summary Table.

I2C REG0x2E=[15:8], I2C REG0x2D=[7:0]

### Table 7-34. REG0x2D\_IAC\_ADC Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
15:0	IAC_ADC	R	0x0		IAC ADC reading with 5mΩ RAC_SNS: Reported as 2s complement
					POR: 0mA(0h) Format: 2s Complement
					Range: -20000mA - 20000mA (9E58h-61A8h) Clamped Low
					Clamped High Bit Step: 0.8mA

# 7.5.29 REG0x2F\_IOUT\_ADC Register (Address = 0x2F) [Reset = 0x0000]

REG0x2F\_IOUT\_ADC is shown in Table 7-35.

Return to the Summary Table.

I2C REG0x30=[15:8], I2C REG0x2F=[7:0]



# Table 7-35. REG0x2F\_IOUT\_ADC Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
15:0	IOUT_ADC	R	0x0		IOUT ADC reading with 5mΩ RBAT_SNS: Reported as 2s complement
					POR: 0mA (0h) Format: 2s Complement Range: -20000mA-20000mA (D8F0h-2710h) Clamped Low Clamped High Bit Step: 2mA

### 7.5.30 REG0x31\_VAC\_ADC Register (Address = 0x31) [Reset = 0x0000]

REG0x31 VAC ADC is shown in Table 7-36.

Return to the Summary Table.

I2C REG0x32=[15:8], I2C REG0x31=[7:0]

# Table 7-36. REG0x31\_VAC\_ADC Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
15:0	VAC_ADC	R	0x0		VAC ADC reading: Reported as unsigned integer POR: 0mV (0h) Format: 2s Complement Range: 0mV-65534mV (0h-7FFFh) Clamped Low Bit Step: 2mV

### 7.5.31 REG0x33\_VOUT\_ADC Register (Address = 0x33) [Reset = 0x0000]

REG0x33\_VOUT\_ADC is shown in Table 7-37.

Return to the Summary Table.

I2C REG0x34=[15:8], I2C REG0x33=[7:0]

### Table 7-37. REG0x33\_VOUT\_ADC Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
15:0	VOUT_ADC	R	0x0		VOUT ADC reading: Reported as unsigned integer POR: 0mV (0h) Format: 2s Complement Range: 0mV-65534mV (0h-7FFFh) Clamped Low Bit Step: 2mV

# 7.5.32 REG0x37\_TS\_ADC Register (Address = 0x37) [Reset = 0x0000]

REG0x37\_TS\_ADC is shown in Table 7-38.

Return to the Summary Table.

I2C REG0x38=[15:8], I2C REG0x37=[7:0]

Table 7-38. REG0x37\_TS\_ADC Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
15:0	TS_ADC	R	0x0		TS ADC reading as percentage of REGN: Reported as unsigned integer
					POR: 0%(0h) Format: 2s Complement Range: 0% - 99.90234375% (0h-3FFh) Clamped Low Clamped High Bit Step: 0.09765625%

### 7.5.33 REG0x3B\_Gate\_Driver\_Strength\_Control Register (Address = 0x3B) [Reset = 0x00]

REG0x3B\_Gate\_Driver\_Strength\_Control is shown in Table 7-39.

Return to the Summary Table.

Table 7-39. REG0x3B\_Gate\_Driver\_Strength\_Control Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
7:6	BOOST_HS_DRV	R/W	0x0	Reset by: REG_RESET	Boost High Side FET Gate Driver Strength:  00b = Fastest 01b = Faster 10b = Slower 11b = Slowest
5:4	BUCK_HS_DRV	R/W	0x0	Reset by: REG_RESET	Buck High Side FET Gate Driver Strength:  00b = Fastest  01b = Faster  10b = Slower  11b = Slowest
3:2	BOOST_LS_DRV	R/W	0x0	Reset by: REG_RESET	Boost Low Side FET Gate Driver Strength:  00b = Fastest 01b = Faster 10b = Slower 11b = Slowest
1:0	BUCK_LS_DRV	R/W	0x0	Reset by: REG_RESET	Buck Low Side FET Gate Driver Strength:  00b = Fastest 01b = Faster 10b = Slower 11b = Slowest

# 7.5.34 REG0x3C\_Gate\_Driver\_Dead\_Time\_Control Register (Address = 0x3C) [Reset = 0x00]

REG0x3C\_Gate\_Driver\_Dead\_Time\_Control is shown in Table 7-40.

Return to the Summary Table.

Table 7-40. REG0x3C\_Gate\_Driver\_Dead\_Time\_Control Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
7:4	RESERVED	R	0x0		Reserved
3:2	BOOST_DEAD_TIM E	R/W	0x0	Reset by: REG_RESET	Boost Side FETs Dead Time Control:  00b = 45ns 01b = 75ns 10b = 105ns 11b = 135ns



Table 7-40. REG0x3C\_Gate\_Driver\_Dead\_Time\_Control Register Field Descriptions (continued)

Bit	Field	Туре	Reset	Notes	Description
1:0	BUCK_DEAD_TIME	R/W	0x0	Reset by: REG_RESET	Buck Side FETs Dead Time Control:  00b = 45ns 01b = 75ns 10b = 105ns 11b = 135ns

### 7.5.35 REG0x3D\_Part\_Information Register (Address = 0x3D) [Reset = 0x08]

REG0x3D\_Part\_Information is shown in Table 7-41.

Return to the Summary Table.

Table 7-41. REG0x3D Part Information Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
7	RESERVED	R	0x0		Reserved
6:3	PART_NUM	R	0x1		Part Number: 001 - BQ25858-Q1 and BQ25858B-Q1
2:0	DEV_REV	R	0x0		Device Revision:

### 7.5.36 REG0x62\_Reverse\_Mode\_Current Register (Address = 0x62) [Reset = 0x02]

REG0x62\_Reverse\_Mode\_Current is shown in Table 7-42.

Return to the Summary Table.

Table 7-42. REG0x62\_Reverse\_Mode\_Current Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
7:6	IBAT_REV	R/W	0x0	Reset by: REG_RESET	Reverse mode battery discharge current limit:  00b = 20A  01b = 15A  10b = 10A  11b = 5A
5:2	RESERVED	R	0x0		Reserved
1	EN_CONV_FAST_T RANSIENT	R/W	0x1	Reset by: REG_RESET	0b = Disable 1b = Enable
0	RESERVED	R	0x0		Reserved



# 8 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 8.1 Application Information

The BQ25858-Q1, BQ25858B-Q1 converters are ideal for high current (up-to 20A) and can be used for outputs of up-to 60V. The BQ25858EVM evaluation module is a complete module for evaluating the device performance. The application curves were taken using the BQ25858EVM.

### 8.2 Typical Applications

### 8.2.1 Typical Application (Buck-Boost configuration)

The device is configured as a buck-boost with input range from 4.4V to 70V. An optional gate drive voltage can be provided using the DRV\_SUP pin to reduce switching losses. Figure 8-25 shows a typical schematic when using the device with 19.5V or 48V input, configurable output voltage for USB-PD EPR and 5A output current.




Figure 8-1. BQ25858-Q1/858B-Q1: 19.5V or 48Vin, Buck-Boost with Configurable Output Voltage for USB-PD EPR, and 5A Output Current

Table 8-1. Recommended Part Numbers for up-to 48V EPR (5-A output):

COMPONENT	VALUE	RECOMMENDED PART NO.
Q1, Q2, Q3, Q4	80 V, 2.8 mΩ	SIR680LDP-T1-RE3



Table 8-1. Recommended Part Numbers for up-to 48V EPR (5-A output): (continued)

COMPONENT	VALUE	RECOMMENDED PART NO.
L1	10μΗ, 13mΩ	SRP1770TA-100M

Table 8-2. Recommended Part Numbers for 28V EPR only (5A output):

COMPONENT	VALUE	RECOMMENDED PART NO.
Q1, Q2, Q3, Q4	40V, 7.4mΩ	IPZ40N04S5L7R4ATMA1
L1	4.7μH, 22mΩ	CMLE104T-4R7MS

#### 8.2.1.1 Design Requirements

For this design example, use the parameters shown in the table below.

**Table 8-3. Design Parameters** 

PARAMETER	VALUE
Input voltage operating range (V <sub>AC</sub> )	4.4V to 70V
Input current limit (I <sub>AC</sub> )	No limit
Output current limit (I <sub>OUT</sub> )	5A
Output voltage (V <sub>OUT_REG</sub> )	5V, 9V, 15V, 20V, 28V, 36V, 48V
Switching frequency	450kHz

#### 8.2.1.2 Detailed Design Procedure

#### 8.2.1.2.1 ACUV / ACOV Input Voltage Operating Window Programming

The input voltage operating window is programmed by an ACUV / ACOV window with a resistor divider from VAC to GND. The top resistor, RAC1 is typically selected as  $1,000k\Omega$  to minimize the input voltage leakage current. Assuming the desired trip-points for under-voltage and over-voltage protection are labeled  $V_{VACUVP}$  and  $V_{VACOVP}$ , the resistor divider required can be calculated as follows.




Figure 8-2. ACUV and ACOV Resistor Divider

$$V_{VACOVP} = \frac{1.2V(1,000k\Omega + R_{AC2} + R_{AC3})}{R_{AC3}}$$
 (6)

$$V_{VACUVP} = \frac{1.1V(1,000k\Omega + R_{AC2} + R_{AC3})}{R_{AC2} + R_{AC3}} \tag{7}$$

For the default device operating window of 4.4V to 70V, the ACUV can be pulled up directly to VAC, while the ACOV can be pulled directly to GND.

#### 8.2.1.2.2 Switching Frequency Selection

The switching frequency is set by a resistor connected from the FSW\_SYNC pin to PGND. The RFSW resistor required to set the desired frequency is calculated using Equation 3 or Table 7-3. A 0.1% standard resistor of  $56.9 \mathrm{k}\Omega$  is selected to set  $f_{SW} = 450 \mathrm{kHz}$ .



#### 8.2.1.2.3 Inductor Selection

Higher switching frequency allows the use of smaller inductor and capacitor values. Inductor saturation current should be higher than the inductor current ( $I_I$ ) plus half the ripple current ( $I_{RIPPI,F}$ ):

$$I_{SAT} \ge I_L + \frac{1}{2}I_{RIPPLE} \tag{8}$$

The inductor ripple current in buck operation depends on input voltage ( $V_{AC}$ ), duty cycle ( $D_{BUCK} = V_{BAT}/V_{AC}$ ), switching frequency ( $f_{SW}$ ) and inductance (L):

$$I_{RIPPLE\_BUCK} = \frac{V_{AC} \times D_{BUCK} \times (1 - D_{BUCK})}{f_{SW} \times L} \tag{9}$$

During boost operation, the duty cycle is:  $D_{BOOST} = 1 - (V_{AC}/V_{BAT})$ . The inductor ripple current is:

$$I_{RIPPLE\_BOOST} = \frac{V_{AC} \times D_{BOOST}}{f_{SW} \times L} \tag{10}$$

The maximum inductor ripple current happens with D = 0.5 or close to 0.5. Ripple calculations should be analyzed for both forward and reverse operating modes if applicable.

Usually inductor ripple is designed in the range of (20 - 40%) maximum inductor current (in either forward or reverse mode) as a trade-off between inductor size and efficiency for a practical design.

#### 8.2.1.2.4 Input (VAC) Capacitor

Input capacitor should have enough ripple current rating to absorb input switching ripple current. The worst case RMS ripple current is half of the output when duty cycle is 0.5 in forward buck mode, or reverse boost mode. If the converter does not operate at 50% duty cycle, then the worst case capacitor RMS current occurs where the duty cycle is closest to 50% and can be estimated by Equation 11:

$$I_{CIN} = I_{CHG} \times \sqrt{D \times (1 - D)} \tag{11}$$

A combination of ceramic and bulk capacitors should be used to provide a short path for high di/dt current and to reduce the voltage ripple. Ceramic capacitors should be placed close to the switching half-bridge. Given total bulk input capacitance, it is recommended to distribute equally on either side of R<sub>AC\_SNS</sub>. The complete schematic is a good starting point for input capacitor for typical applications.

# 8.2.1.2.5 Output (VBAT) Capacitor

In forward boost mode or reverse buck mode, the output capacitor conducts high ripple current. The output capacitor RMS ripple current is given by where the minimum VAC corresponds to the maximum capacitor current.

$$I_{CBAT} = I_{BAT} \sqrt{\frac{V_{BAT}}{V_{AC}} - 1} \tag{12}$$

A 5-m $\Omega$  output capacitor ESR causes an output voltage ripple of 74 mV as given by:

$$\Delta V_{RIPPLE(ESR)} = I_{BAT} \times \frac{V_{BAT}}{V_{AC.min}} \times ESR$$
 (13)

A 140-µF output capacitor causes a capacitive ripple voltage of 66 mV as given by:

$$\Delta V_{RIPPLE(CBAT)} = I_{BAT} \times \frac{\left(1 - \frac{V_{AC,min}}{V_{BAT}}\right)}{C_{BAT} \times f_{SW}}$$
(14)

A combination of ceramic and bulk capacitors should be used to provide low ESR and high ripple current capacity. Ceramic capacitors should be placed close to the switching half-bridge. Given total bulk output capacitance, it is recommended to distribute equally on either side of  $R_{BAT\_SNS}$ . The complete schematic is a good starting point for  $C_{BAT}$  for typical applications.

### 8.2.1.2.6 Sense Resistor (R<sub>AC SNS</sub> and R<sub>BAT SNS</sub>) and Current Programming

The battery current sense resistor between SRP and SRN is fixed at  $5m\Omega$ ; using a different value is not recommended. The input current sense resistor between ACP and ACN is typically  $5m\Omega$ , but can vary from  $2m\Omega$  to  $10m\Omega$ . In USB-PD EPR applications, a  $5m\Omega$  sense resistor is recommended to achieve programmability in 50mA/step. In addition, if input current limit function is not desired, ACP and ACN may be shorted together. For both of these sense resistors, a filter network is recommended as shown in the Typical Application.

For both the input current and the output current, the limits may be programmed using the I<sup>2</sup>C interface or an external programming resistor on IIN and IOUT pins, respectively.

PARAMETER	FORMULA	VALUE
Input Current Hardware Limit	Unused	Pull IIN pin to GND
Input Current Software Limit	Unused	REG06 = 0x0640
Output Current Hardware Limit	R <sub>IOUT</sub> = K <sub>ICHG</sub> / 8A	$6.25$ kΩ for 8A with $5$ mΩ $R_{BAT\_SNS}$
Output Current Software Limit	ICHG = 5A	REG02 = 0x0190 (5A)

The default input sense resistor ( $R_{AC\_SNS}$ ) is  $5m\Omega$ , and the register allows for a range of up-to 20A input current limit.

#### 8.2.1.2.7 Converter Fast Transient Response

The device integrates all the loop compensation, thereby providing a high density solution with ease of use. For faster transient reponse, the EN\_CONV\_FAST\_TRANSIENT bit can be set to 1. If device is not used in boost mode operation, this section can be disregarded.

When the converter is operating in boost mode, the non-continuous inductor current flow to the load results in a right-half plane (RHP) zero. The RHP zero location is:

$$RHPz = \frac{VIN,boost}{I_{IN,boost}} \frac{1}{2\pi L}$$
 (15)

For good phase margin, the unity gain bandwidth (UGBW) of the converter should be about 1/3 of the RHPz. The boost output capacitor ( $C_{load}$ ), and the converter transient parameters ( $R_1$ ,  $gm_1$ ) need to be scaled to move the location of the UGBW of the converter.

$$1 \approx \frac{Adiv \times gm_1(sR_1C_1 + 1)}{sC_1} \left[ \frac{V_i}{I_o \times 50m} \right] \left[ \frac{1}{1 + s\frac{C_{load}R_{load}}{2}} \right]$$
 (16)

The device adjusts Adiv,  $gm_1$  and  $R_1$  based on the output voltage and the EN\_CONV\_FAST\_TRANSIENT bit setting per the table below. During some boost case scenarios, the  $C_{load}$  needs to be adjusted to limit the converter bandwidth.

BOOST OUTPUT	Adiv	C <sub>1</sub>	EN_CONV_FAST_TRANSIENT = 0		EN_CONV_FAST_TRANSIENT = 1	
VOLTAGE			gm₁	R <sub>1</sub>	gm₁	R <sub>1</sub>
≤8 V	1/5	75pF	0.4µ	600kΩ	2μ	1.3ΜΩ
8 V to 16 V	1/10	75pF	0.47µ	1ΜΩ	2μ	1.8ΜΩ
16 V to 32 V	1/20	75pF	0.67µ	2.8ΜΩ	2μ	2.8ΜΩ
>32 V	1/40	75pF	2μ	2.8ΜΩ	2μ	2.8ΜΩ



As an example, assume the device operates in boost mode from a 5V supply to provide a 7V boost output voltage with load up-to 5A and 10µH inductor. The RHPz is approximately located at:

$$RHPz = \frac{V_{IN,boost}}{I_{IN,boost}} \frac{1}{2\pi L} = 11.4kHz \tag{17}$$

For best stability, the UGBW of the converter should be limited to 1/3 of the RHP zero, or 3.8kHz. If EN\_CONV\_FAST\_TRANSIENT = 1, the equation becomes:

$$1 \approx \frac{0.2 \times 2\mu \left(j\omega \times 1.3M\Omega \times 75pF + 1\right)}{j\omega \times 75pF} \left[\frac{5V}{5A \times 50m}\right] \left[\frac{1}{1 + j\omega \frac{C_{load} \times 1.4}{2}}\right]$$
(18)

Solving the above for  $C_{load}$  gives  $\ge 674 \mu F$  capacitor requirement.

Conversely, if EN\_CONV\_FAST\_TRANSIENT = 0, the UGBW equation becomes:


$$1 \approx \frac{0.2 \times 0.4 \mu \left(j\omega \times 0.6 M\Omega \times 75 pF + 1\right)}{j\omega \times 75 pF} \left[\frac{5V}{5A \times 50 m}\right] \left[\frac{1}{1 + j\omega \frac{C_{load} \times 1.4}{2}}\right]$$
(19)

Solving the above for  $C_{load}$  gives  $\geq$ 51 $\mu$ F capacitor requirement. However, the minimum recommended capacitor for converter stability is 80 $\mu$ F, so this minimum value should be used.




### 8.2.1.3 Application Curves


 $C_{VAC}$  = 160 $\mu$ F,  $C_{OUT}$  = 160 $\mu$ F,  $V_{VAC}$  = 20V,  $V_{OUT}$  = 5V (unless otherwise specified)














### 8.2.2 Typical Application (Buck-only configuration)

The device can be configured as buck-only using the MODE pin as described in MODE Pin Configuration section. In this mode, the Q3 and Q4 FETs can be removed from the system. An optional gate drive voltage can be provided using the DRV\_SUP pin to reduce switching losses. Figure 8-25 shows a typical schematic when using the device as a buck with 48V input, configurable output voltage for USB-PD EPR and 5A output current.






Figure 8-25. BQ25858-Q1/858B-Q1: 48Vin, Buck-Only with Configurable Output Voltage for USB-PD EPR, and 5A Output Current

**Table 8-4. Recommended Part Numbers:** 

COMPONENT	VALUE	RECOMMENDED PART NO.
Q1, Q2	80 V, 2.8 mΩ	SIR680LDP-T1-RE3
L1	10μΗ, 13mΩ	SRP1770TA-100M

### 8.2.2.1 Design Requirements

For this design example, use the parameters shown in the table below.

**Table 8-5. Design Parameters** 

PARAMETER	VALUE
Input voltage operating range (V <sub>AC</sub> )	43V to 70V
Input current limit (I <sub>AC</sub> )	No limit
Output current limit (I <sub>OUT</sub> )	5A
Output voltage (V <sub>OUT_REG</sub> )	5V, 9V, 15V, 20V, 28V, 36V
Switching frequency	450kHz



### 8.3 Power Supply Recommendations

The power supply for the device is any DC voltage source within the specified input range. The supply should also be capable of supplying sufficient current based on the programmed input current limit. The input supply should be bypassed with a combination of electrolytic and ceramic capacitors to avoid ringing due to the parasitic impedance of the connecting cables.

When device is operating in the reverse direction, the supply at the OUTPUT should follow the same recommendations as the input supply mentioned above.

### 8.4 Layout

### 8.4.1 Layout Guidelines

Proper layout of the components to minimize high frequency current path loops is important to prevent electrical and magnetic field radiation and high frequency resonant problems. Here is a PCB layout priority list for proper layout.

Table 8-6. PCB Layout Guidelines

COMPONENTS	FUNCTION	IMPACT	GUIDELINES
Buck high side FET, Buck low side FET, input capacitors	Buck input loop	High frequency noise, ripple, efficiency	This path forms a high frequency switching loop due to the pulsating current at the input of the buck. Place components on the same side of the board. Minimize loop area to reduce parasitic inductance. Maximize trace width to reduce parasitic resistance. Place input ceramic capacitors close to the switching FETs.
Boost low side FET, boost high side FET, output capacitors	Boost output loop	High frequency noise, ripple, efficiency	This path forms a high frequency switching loop due to the pulsating current at the output of the boost. Place components on the same side of the board. Minimize loop area to reduce parasitic inductance. Maximize trace width to reduce parasitic resistance. Place output ceramic capacitors close to the switching FETs.
Sense resistors, switching FETs, inductor	Current path	Efficiency	The current path from input to output through the power stage and sense resistors has low impedance. Pay attention to via resistance if they are not on the same side. The number of vias can be estimated as 1- to 2-A per via for a 10-mil via with 1 oz. copper thickness.
Switching FETs, inductor	Power stage	Thermal, efficiency	The switching FETs and inductor are the components with highest power loss. Allow enough copper area for heat dissipation. Multiple thermal vias can be used to connect more copper layers together and dissipate more heat.
DRV_SUP, BTST1, BTST2 capacitors	Switching FET gate drive	High frequency noise, parasitic ringing, gate drive integrity	The DRV_SUP capacitor is used to supply the power to drive the low side FETs. The BTST capacitors are used to drive the high side FETs. It is recommended to place the capacitors as close as possible to the IC.
LODRV1, LODRV2	Low side gate drive	High frequency noise, parasitic ringing, gate drive integrity	LODRV1 and LODRV2 supplies the gate drive current to turn on the low side FETs. The return of LODRV1 and LODRV2 is PGND. As current take the path of least impedance, a ground plane close to the low side gate drive traces is recommended. Minimize gate drive length and aim for at least 20-mil gate drive trace width.



**Table 8-6. PCB Layout Guidelines (continued)** 

COMPONENTS	FUNCTION	IMPACT	GUIDELINES
HIDRV1, HIDRV2, SW1 (pin trace), SW2 (pin trace)	High side gate drive	High frequency noise, parasitic ringing, gate drive integrity	HIDRV1 and HIDRV2 supplies the gate drive current to turn on the high side FETs. The return of HIDRV1 and HIDRV2 are SW1 and SW2, respectively. Route HIDRV1/SW1 and HIDRV2/SW2 pair next to each other to reduce gate drive parasitic inductance.  Minimize gate drive length and aim for at least 20-mil gate drive trace width.
Current limit resistors, FSW_SYNC resistor	IC programmable settings	Regulation accuracy, switching integrity	Pin voltage determines the settings for input current limit, output current limit and switching frequency. Ground noise on these could lead to inacuracy. Minimize ground return from these resistors to the IC ground pin.
Input (ACP, ACN) and output (SRP, SRN) current sense	Current regulation	Regulation accuracy	Use Kelvin-sensing technique for input and output current sense resistors. Connect the current sense traces to the center of the pads, and run current sense traces as differential pairs, away from switching nodes.
Input (ACUV), and output (FB, VO_SNS) voltage sensing	Voltage sense and regulation	Regulation accuracy	ACUV divider sets internal input voltage regulation in forward mode (V <sub>ACUV_DPM</sub> ). Route the top of the divider point to the target regulation location. VO_SNS sets the output voltage regulation in forward mode (V <sub>OUT_REG_ACC</sub> ). Route directly to the target regulation location. Avoid routing close to high power switching nodes.
Bypass capacitors	Noise filter	Noise immunity	Place lowest value capacitors closest to the IC.

### 8.4.2 Layout Example

Based on the above layout guidelines, the buck-boost PCB layout example top view is shown below including all the key power components.




Figure 8-26. PCB Layout Reference Example Top View

For both input and output current sensing resistors, differential sensing and routing method are suggested and highlighted in figure below. Use wide trace for gate drive traces, minimum 20-mil trace width. Connect all analog



grounds to a dedicated low-impedance copper plane, which is tied to the power ground underneath the IC exposed pad.




Figure 8-27. PCB Layout Gate Drive and Current Sensing Signal Layer Routing



# 9 Device and Documentation Support

## 9.1 Device Support

### 9.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

### 9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 9.3 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 9.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

### 9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

# 9.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

### 10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

# Changes from Revision \* (March 2025) to Revision A (July 2025)

Page	C
------	---

•	Changed from Wide input voltage operating range: 4.4V to 65V to Wide input voltage operating range:	4.4V
	to 70V in Features	1
•	Changed Operating VIN from 65V to 70V in Device Comparison table	3
	Changed V <sub>AC</sub> max from 65V to 70V in Recommended Operating Conditions	
•	Changed V <sub>VAC OP</sub> max from 65V to 70V in Electrical Characteristics	<mark>7</mark>
	Updated V <sub>VAC INT OV</sub> in Electrical Characteristics	
	Updated V <sub>VAC INT OVZ</sub> in Electrical Characteristics	
	Updated V <sub>VREG_DPM_RANGE</sub> in Electrical Characteristics	
	Updated V <sub>REV RANGE</sub> in Electrical Characteristics	
•	Changed 65V to 70V in Power Management	20
	Changed Range max from 65000mV to 70000mV in REG0x08	
	Changed Range max from 65000mV to 70000mV in REG0x0C	
	Changed input range max from 65V to 70V in Typical Application (Buck-Boost configuration)	
	Changed input voltage operating range max from 65V to 70V in Design Requirements	

Submit Document Feedback



Copyright © 2025 Texas Instruments Incorporated



# 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 16-Jun-2025

### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
B25858BQWRRVRQ1	Active	Production	VQFN (RRV)   36	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 150	B25858B
B25858BQWRRVRQ1.A	Active	Production	VQFN (RRV)   36	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 150	B25858B
BQ25858QWRRVRQ1	Active	Production	VQFN (RRV)   36	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 150	BQ25858
BQ25858QWRRVRQ1.A	Active	Production	VQFN (RRV)   36	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 150	BQ25858

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 17-Jun-2025

### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
B25858BQWRRVRQ1	VQFN	RRV	36	3000	330.0	12.4	5.3	6.3	1.15	8.0	12.0	Q1
BQ25858QWRRVRQ1	VQFN	RRV	36	3000	330.0	12.4	5.3	6.3	1.15	8.0	12.0	Q1

www.ti.com 17-Jun-2025




### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
B25858BQWRRVRQ1	VQFN	RRV	36	3000	360.0	360.0	36.0
BQ25858QWRRVRQ1	VQFN	RRV	36	3000	360.0	360.0	36.0

5 x 6, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD


This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



INSTRUMENTS www.ti.com



PLASTIC QUAD FLATPACK - NO LEAD




### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated