

Technical documentation



Support & training

BQ25756 ZHCSOK3 – AUGUST 2023

# BQ25756:独立/I<sup>2</sup>C 控制型、1 至 14 节电池双向降压/升压电池充电控制器

#### 1 特性

// Texas

INSTRUMENTS

- 宽输入电压工作范围:4.2V 至 70V
- 宽电池电压工作范围:高达70V,支持多化合物电 池:
  - 1 节至 14 节锂离子电池充电曲线
  - 1 节至 16 节磷酸铁锂电池充电曲线
  - 具有 NFET 驱动器的同步降压/升压充电控制器
  - 可调节开关频率范围: 200kHz 至 600kHz
  - 可选择与外部时钟同步
  - 带有软启动的集成环路补偿
  - 可选栅极驱动器电源输入,可提高效率
- 用于太阳能充电的自动最大功率点跟踪 (MPPT)
- 仅降压模式
- 双向转换器运行(反向模式),支持 USB-PD 扩展 功率范围 (EPR)
  - 可调输入电压 (VAC) 调节范围为 3.3V 至 65V,
     步长为 20mV
  - 使用 5mΩ 电阻器实现可调输入电流调节 (R<sub>AC\_SNS</sub>),范围为 400mA 至 20A,步长为 50mA
- 高精度
  - ±0.5% 充电 电压调节
  - ±3% 充电电流调节
  - 输入电流调节范围为 ±3%
- 通过 I<sup>2</sup>C 控制,用于通过电池可编程选项实现出色的系统性能
  - 硬件可调输入和输出电流限制
- 用于电压、电流和温度监控的集成 16 位 ADC
- 高安全集成
  - 可调输入过压和欠压保护
  - 电池过压和过流保护
  - 充电安全计时器
  - 电池短路保护
  - 热关断
- 状态输出
  - 适配器存在状态 (PG)
  - 充电器运行状态(STAT1、STAT2)
- 封装
  - 36 引脚 5mm × 6mm QFN 封装

### 2 应用

- 脚踢电动踏板车、电动自行车
- 无线电动工具、园艺工具
- 割草机器人
- 移动式发电站
- 无线真空吸尘器、扫地机器人
- 太阳能充电器
- USB-PD EPR(扩展功率范围)


#### 3 说明

BQ25756 是一款具有双向功率流支持的宽输入电压、 开关模式降压/升压锂离子、锂聚合物或磷酸铁锂电池 充电控制器。该器件不仅能提供精确的充电电流和充电 电压调节,还能提供自动充电预调节、充电终止和充电 状态指示,可在宽电压范围内实现电池高效充电。该器 件集成了降压/升压转换器的所有环路补偿功能,因此 可提供易于使用的高密度解决方案。在反向模式下,该 器件从电池获取电力并通过添加的恒定电流环路调节输 入端子电压来实现保护,从而支持 USB-PD EPR 功率 配置。

器件信息

器件型号 <sup>(1)</sup>	封装 封装尺寸(标:						
BQ25756	VQFN (36)	5.0mm x 6.0mm <sup>2</sup>					

(1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附 录。





# **Table of Contents**

1	特性	. 1
	应用	
	说明	
4	Revision History	. 2
	说明(续)	
6	Pin Configuration and Functions	4
7	Specifications	. 7
	7.1 Absolute Maximum Ratings	. 7
	7.2 ESD Ratings	. 7
	7.3 Recommended Operating Conditions	7
	7.4 Thermal Information	8
	7.5 Electrical Characteristics	
	7.6 Timing Requirements	
	7.7 Typical Characteristics	16
8	Detailed Description	19
	8.1 Overview	19
	8.2 Functional Block Diagram	20
	8.3 Feature Description	21

8.4 Device Functional Modes	38
8.5 BQ25756 Registers	40
9 Application and Implementation	
9.1 Application Information	
9.2 Typical Applications	
10 Power Supply Recommendations	
11 Layout	
11.1 Layout Guidelines	
11.2 Layout Example	
12 Device and Documentation Support	
12.1 Device Support	
12.2 接收文档更新通知	
12.3 支持资源	
12.4 Trademarks	
12.5 静电放电警告	
12.6 术语表	
13 Mechanical, Packaging, and Orderable	
Information	78

**4 Revision History** 注:以前版本的页码可能与当前版本的页码不同

DATE	REVISION	NOTES
August 2023	*	Initial Release




### 5 说明(续)

除了 I<sup>2</sup>C 主机控制的充电模式,该器件还通过电阻器可编程限制支持独立充电模式。输入电流、充电电流和充电 电压调节目标可分别通过 ILIM\_HIZ、ICHG 和 FB 引脚进行设置。



### **6** Pin Configuration and Functions





#### 表 6-1. Pin Functions

PIN	I/O		DESCRIPTION		
NAME	NO.	1/0	DESCRIPTION		
SCL	1	I	I <sup>2</sup> C Interface Clock – Connect SCL to the logic rail through a 10-kΩ resistor.		
SDA	2	IO	I <sup>2</sup> C Interface Data – Connect SDA to the logic rail through a 10-kΩ resistor.		
INT	3	0	<b>Open Drain Interrupt Output –</b> Connect the $\overline{INT}$ pin to a logic rail via 10-k $\Omega$ resistor. The $\overline{INT}$ pin sends an active low, 256-µs pulse to host to report the charger device status and faults.		
STAT1	4	О	<b>pen Drain Charge Status 1 Output –</b> STAT1 and STAT2 indicate various charger operations, see 8-6. Connect to the pull up rail via $10-k\Omega$ resistor. The STAT1, STAT2 pin functions can be disabled hen DIS_STAT_PINS bit is set to 1. When disabled, this pin can be used as a general purpose dicator via the FORCE_STAT1_ON bit.		
STAT2	5	0	<b>Open Drain Charge Status 2 Output –</b> STAT1 and STAT2 indicate various charger operations, see $\frac{1}{8}$ 8-6. Connect to the pull up rail via 10-kΩ resistor. The STAT1, STAT2 pin functions can be disabled when DIS_STAT_PINS bit is set to 1. When disabled, this pin can be used as a general purpose indicator via the FORCE_STAT2_ON bit.		
PG	6	О	<b>Open Drain Active Low Power Good Indicator –</b> Connect to the pull up rail via $10$ -k $\Omega$ resistor. LOW indicates a good input source if VAC is within the programmed ACUV / ACOV operating window. The PG pin function can be disabled when DIS_PG_PIN bit is set to 1. When disabled, this pin can be used as a general purpose indicator via the FORCE_STAT3_ON bit.		
CE LOW. CE pin must be pulled HIGH or LOW, do not leave floating. The CE pin function		Active Low Charge Enable Pin – Battery charging is enabled when EN_CHG bit is 1 and $\overline{CE}$ pin is LOW. $\overline{CE}$ pin must be pulled HIGH or LOW, do not leave floating. The $\overline{CE}$ pin function can be disabled when DIS_CE_PIN bit is set to 1. When disabled, this pin can be used as a general purpose indicator via the FORCE_STAT4_ON bit.			



### 表 6-1. Pin Functions (continued)

PIN		1/0			
NAME NO.		I/O	DESCRIPTION		
тѕ	8	I	<b>Temperature Qualification Voltage Input –</b> Connect a negative temperature coefficient thermistor. Program temperature window with a resistor divider from REGN to TS to PGND. Charge suspends when TS pin voltage is out of range. Recommend 103AT-2 10-k $\Omega$ thermistor.		
ICHG	9	I	<b>Charge Current Limit Setting</b> – ICHG pin sets the maximum charge current, and can be used to monitor the charge current. A programming resistor to PGND is used to set the charge current limit as $I_{CHG} = K_{ICHG} / R_{ICHG}$ . When the device is under charge current regulation, the voltage at ICHG pin is $V_{REF\_ICHG}$ . When ICHG pin voltage is less than $V_{REF\_ICHG}$ , the actual charge current can be calculated as: IBAT = $K_{ICHG} \times V_{ICHG} / (R_{ICHG} \times V_{REF\_ICHG})$ . The actual charge current limit is the lower of the limits set by ICHG pin or the ICHG_REG register bits. This pin function can be disabled when EN_ICHG_PIN bit is 0. If ICHG pin is not used, this pin should be pulled to PGND, do not leave floating.		
ILIM_HIZ	10	I	<b>Input Current Limit Setting and HIZ Mode Control Pin –</b> ILIM_HIZ pin sets the maximum input current limit, can be used to monitor the input current and can be pulled HIGH to force device into HIZ mode. A programming resistor to PGND is used to set the input current limit as I <sub>LIM</sub> = K <sub>ILIM</sub> / R <sub>ILIM</sub> . When the device is under input current regulation, the voltage at ILIM_HIZ pin is $V_{REF_ILIM}$ . When ILIM_HIZ pin voltage is less than $V_{REF_ILIM}$ , the actual input current can be calculated as: IAC = K <sub>ILIM</sub> × V <sub>ILIM</sub> / (R <sub>ILIM</sub> × V <sub>REF_ILIM</sub> ). The actual input current limit is the lower of the limits set by ILIM_HIZ pin or the IAC_DPM register bits. This pin function can be disabled when EN_ILIM_HIZ_PIN bit is 0. If ILIM_HIZ pin is not used, this pin should be pulled to PGND, do not leave floating.		
FBG	11	I	<b>Voltage Feedback Divider Return –</b> Connect to the bottom of battery feedback resistor. When charging, this pin is driven to PGND internally. When input voltage is outside of the ACUV / ACOV operating window, this pin is high-impedance, minimizing battery leakage current.		
FB	12	I	<b>Charge Voltage Analog Feedback Adjustment –</b> Connect the output of a resistive voltage divider from the battery terminals to this node to adjust the output battery regulation voltage.		
SRN	13	I	<b>Charge Current-Sense Resistor, Negative Input</b> – A 0.47- $\mu$ F ceramic capacitor is placed from SRN to SRP to provide differential-mode filtering. An optional 0.1- $\mu$ F ceramic capacitor is placed from the SRN pin to PGND for common-mode filtering.		
SRP	14	I	<b>Charge Current-Sense Resistor, Positive Input –</b> A 0.47- $\mu$ F ceramic capacitor is placed from SRN to SRP to provide differential-mode filtering. A 0.1- $\mu$ F ceramic capacitor is placed from the SRP pin to PGND for common-mode filtering.		
NC	15	-	No Connect - Leave this pin floating, do not tie to PGND		
NC	16	-	No Connect - Leave this pin floating, do not tie to PGND		
PGND	17	-	Tie this pin directly to PGND.		
SW2	18	Р	<b>Boost Side Half Bridge Switching Node –</b> Connect to the source of boost HS FET and the drain of boost LS FET. Connect the inductor between SW1 and SW2.		
HIDRV2	19	0	Boost Side High-Side Gate Driver – Connect to the boost high-side N-channel MOSFET gate.		
BTST2	20	Р	<b>Boost Side High-Side Power MOSFET Gate Driver Power Supply –</b> Connect a capacitor between BTST2 and SW2 to provide bias to the high-side MOSFET gate driver.		
LODRV2	21	0	Boost Side Low-Side Gate Driver – Connect to the boost low-side N-channel MOSFET gate.		
PGND	22	Р	Power Ground Return – The high current ground connection for the low-side gate drivers.		
DRV_SUP	23	Ρ	<b>Charger Gate Drive Supply Input –</b> Voltage on this pin is used to drive the gates of buck-boost converter switching FET. Connect a 4.7- $\mu$ F ceramic capacitor from DRV_SUP to power ground. REGN LDO voltage can be used as the gate driver supply for all switching FETs by connecting REGN to DRV_SUP pin. In high-voltage applications, it is possible to directly provide the DRV_SUP voltage with an external supply up to 12 V to achieve higher switching efficiency. See $\ddagger 8.3.3.2$ for more details.		
REGN	24	Ρ	<b>Charger Internal Linear Regulator Output –</b> Connect a 4.7-µF ceramic capacitor from REGN to power ground. REGN LDO voltage can be used as the gate driver supply for all switching FETs by connecting REGN to DRV_SUP pin. In high-voltage applications, it is possible to directly provide the DRV_SUP voltage with an external supply up to 12 V to achieve higher switching efficiency. See <b>†</b> 8.3.3.2 for more details.		
LODRV1	25	0	Buck Side Low-Side Gate Driver – Connect to the buck low-side N-channel MOSFET gate.		
BTST1	26	Р	Buck Side High-Side Power MOSFET Gate Driver Power Supply – Connect a capacitor between BTST1 and SW1 to provide bias to the high-side MOSFET gate driver.		
HIDRV1	27	0	Buck Side High-Side Gate Driver – Connect to the buck high-side N-channel MOSFET gate.		
SW1	28	Р	<b>Buck Side Half Bridge Switching Node –</b> Connect to the source of buck HS FET and the drain of buck LS FET. Connect the inductor between SW1 and SW2.		



### 表 6-1. Pin Functions (continued)

PIN		1/0	DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
ACN	29	I	<b>Adapter Current-Sense Resistor, Negative Input</b> – A 0.47- $\mu$ F ceramic capacitor is placed from ACN to ACP to provide differential-mode filtering. An optional 0.1- $\mu$ F ceramic capacitor is placed from the ACN pin to PGND for common-mode filtering.
ACP	30	I	Adapter Current-Sense Resistor, Positive Input – A 0.47- $\mu$ F ceramic capacitor is placed from ACN to ACP to provide differential-mode filtering. A 0.1- $\mu$ F ceramic capacitor is placed from the ACP pin to PGND for common-mode filtering
NC	31	-	No Connect - Leave this pin floating, do not tie to PGND
VAC	32	Р	<b>Input Voltage Detection and Power</b> – Connect a 1-μF capacitor from pin to PGND. Pin 33 is the input bias to power the IC, and ACOV/ACUV resistor divider should be connected relative to pin 33. When
VAC	33	Р	Reverse Mode is enabled, pin 32 is regulated to VAC_REV.
ACUV	34	I	AC Undervoltage Comparator Input – Connect a resistor divider from VAC to PGND to program the undervoltage protection. When this pin falls below $V_{REF\_ACUV}$ , the device stops charging. The hardware limit for input voltage regulation reference is $V_{ACUV\_DPM}$ . The actual input voltage regulation is the higher of the pin-programmed value and the VAC_DPM register value. If ACUV programming is not used, pull this pin to VAC, do not leave floating.
ACOV	35	I	<b>AC Overvoltage Comparator Input</b> – Connect a resistor divider from VAC to PGND to program the overvoltage protection. When this pin rises above $V_{REF\_ACOV}$ , the device stops charging. If ACOV programming is not used, pull this pin to PGND, do not leave floating.
FSW_SYNC	36	I	<b>Switching Frequency and Synchronization Input –</b> An external resistor is connected to the FSW_SYNC pin and PGND to set the nominal switching frequency. This pin can also be used to synchronize the PWM controller to an external clock with 200-kHz to 600-kHz frequency.
Thermal Pad	37	Р	<b>Exposed pad beneath the IC –</b> Always solder the thermal pad to the board, and have vias on the thermal pad plane star-connecting to PGND and ground plane for high-current power converter. It also serves as a thermal pad to dissipate the heat.



### **7** Specifications

#### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Voltage	VAC, ACUV, ACOV, ACP, ACN, SRP, SRN, FB, FBG	-0.3	85	V
Voltage	SW1, SW2	-2	85	V
Voltage	SW1, SW2 (40ns transient)	-4	85	V
Voltage	PG	-0.3	40	V
Voltage	BTST1, HIDRV1 with respect to SW1	-0.3	14	V
Voltage	BTST2, HIDRV2 with respect to SW2	-0.3	14	V
Voltage	DRV_SUP, LODRV1, LODRV2	-0.3	14	V
Voltage	ACP with respect to ACN, SRP with respect to SRN	-0.3	0.3	V
Voltage	CE, FSW_SYNC, ICHG, ILIM_HIZ, INT, REGN, SCL, SDA, MODE, STAT1, STAT2, TS	-0.3	6	V
Output Sink Current	CE, PG, STAT1, STAT2		5	mA
TJ	Junction temperature	-40	150	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Rating* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Condition*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 7.2 ESD Ratings

			VALUE	UNIT
	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins <sup>(1)</sup>	±2000	
V <sub>(ESD)</sub>		Charged device model (CDM), per ANSI/ESDA/ JEDEC JS-002, all pins <sup>(2)</sup>	±500	v

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
V <sub>AC</sub>	Input voltage	4.2	70	V
V <sub>BAT</sub>	Battery voltage	0	70	V
V <sub>DRV_SUP</sub>	DRV_SUP pin direct drive voltage range	4.0	12	V
F <sub>SW</sub>	Switching Frequency	200	600	kHz
TJ	Junction temperature	-40	125	°C
T <sub>A</sub>	Ambient temperature	-40	105	°C
C <sub>VAC</sub>	VAC capacitor	1		μF
C <sub>IN</sub>	Buck-boost input capacitance (minimum value after derating)	160		μF
C <sub>OUT</sub>	Buck-boost output capacitance (minimum value after derating)	160		μF
C <sub>REGN</sub>	REGN capacitor (nominal value before derating)	4.7		μF
C <sub>DRV_SUP</sub>	DRV_SUP capacitor (nominal value before derating)	4.7		μF
L	Switched Inductor	2.2	15	μH
R <sub>DCR</sub>	Inductor DC resistance	1.75	60	mΩ

Copyright © 2023 Texas Instruments Incorporated

Submit Document Feedback 7

### 7.3 Recommended Operating Conditions (continued)

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
R <sub>AC_SNS</sub>	Input current sense resistor	0 <sup>(1)</sup>	5	10	mΩ
R <sub>BAT_SNS</sub>	Battery current sense resistor		5		mΩ
R <sub>ICHG</sub>	ICHG programming pulldown resistor	0.0 <sup>(2)</sup>		100	kΩ
R <sub>ILIM_HIZ</sub>	ILIM_HIZ programming pulldown resistor	0.0 <sup>(3)</sup>		50	kΩ

(1) When  $R_{AC SNS}$  is  $0m\Omega$ , input current limit function is disabled

(2) When R<sub>ICHG</sub> is pulled to GND, the hardware charge current limit is disabled, actual charge current is controlled by the ICHG\_REG register setting

(3) When R<sub>ILIM\_HIZ</sub> is pulled to GND, the hardware input current limit is disabled, actual input current is controlled by the IAC\_DPM register setting

### 7.4 Thermal Information

		BQ25756	
	THERMAL METRIC <sup>(1)</sup>	RRV	UNIT
		36 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance (JEDEC <sup>(1)</sup> )	29.4	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	18.8	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	9.9	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	0.2	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	9.8	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	2.5	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



### 7.5 Electrical Characteristics

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
QUIESCENT CUF	RENTS					
1	Quiescent battery current with	V <sub>BAT</sub> = 28V, VAC = 0V, ADC_EN = 0, T <sub>J</sub> < 105 °C		17		μA
IQ_BAT	BATFET on (I <sub>SRN</sub> + I <sub>SRP</sub> )	V <sub>BAT</sub> = 28V, VAC = 0V, ADC_EN = 1, T <sub>J</sub> < 105 °C		500	700	μA
I <sub>Q_VAC</sub>	Quiescent input current (I <sub>VAC</sub> )	Not switching		0.75	1	mA
I <sub>Q_REV</sub>	Quiescent battery current in Reverse mode (I <sub>SRN</sub> + I <sub>SRP</sub> )	Not switching		0.75	1	mA
VAC / BAT POWE	RUP					-
V <sub>VAC_OP</sub>	VAC operating range		4.2		70	V
V <sub>VAC_OK</sub>	VAC converter enable threshold	VAC rising, no battery	4.2			V
V <sub>VAC_OKZ</sub>	VAC converter disable threshold	VAC falling, no battery			3.5	V
V <sub>REF_ACUV</sub>	ACUV comparator threshold to enter VAC_UVP	V <sub>ACUV</sub> falling	1.095	1.1	1.106	V
V <sub>REF_ACUV_HYS</sub>	ACUV comparator threshold hysteresis	V <sub>ACUV</sub> rising		50		mV
V <sub>VAC_INT_OV</sub>	VAC internal threshold to enter VAC_OVP	IN rising	72	74	76	v
V <sub>VAC_INT_OVZ</sub>	VAC internal thresholds to exit VAC_OVP	IN falling	69	71	73	V
V <sub>REF_ACOV</sub>	ACOV comparator threshold to enter VAC_OVP	V <sub>ACOV</sub> rising	1.184	1.2	1.206	V
V <sub>REF_ACOV_HYS</sub>	ACOV comparator threshold hysteresis	V <sub>ACOV</sub> falling		50		mV
CHARGE VOLTA	GE REGULATION					
V <sub>VFB_RANGE</sub>	Feedback voltage range		1.504		1.566	V
V <sub>VFB_NOM</sub>	Nominal feedback voltage	VFB_REG = 0x10		1.536		V
M	Feedback voltage regulation accuracy	$T_J = 0^{\circ}C$ to $85^{\circ}C$	-0.5		0.5	%
V <sub>VFB_ACC</sub>	recuback voltage regulation accuracy	T <sub>J</sub> = -40°C to 125°C	-0.7		0.7	%
R <sub>FBG</sub>	FBG resistance to PGND	I <sub>FBG</sub> = 1mA		33	55	Ω
FAST CHARGEC	URRENT REGULATION					
I <sub>CHG_REG_RANGE</sub>	Charge current regulation range		0.4		20	A
		R <sub>BAT SNS</sub> = 5mΩ, VBAT = 12V, 36V, 55V.		15		A
		ICHG_REG = 0x012C	-3		3	%
	I <sup>2</sup> C setting charge current regulation	R <sub>BAT SNS</sub> = 5mΩ, VBAT = 12V, 36V, 55V.		5		Α
CHG_REG_ACC	accuracy	ICHG_REG = 0x0064	-3		3	%
		R <sub>BAT SNS</sub> = 5mΩ, VBAT = 12V, 36V, 55V.		2		Α
		$ICHG_REG = 0x0028$	-5		5	%
K <sub>ICHG</sub>	Hardware charge current limit set factor (Amperes of charge current per $k\Omega$ on ICHG pin)	$R_{BAT_{SNS}}$ = 5mΩ, $R_{ICHG}$ = 10kΩ, 5kΩ, and 3.33kΩ	48	50	52	Αx kΩ
V <sub>REF_ICHG</sub>	ICHG pin voltage when ICHG pin is in regulation			2.0		V
PRE-CHARGE C	JRRENT REGULATION					
IPRECHG_RANGE	Precharge current regulation range	V <sub>FB</sub> < V <sub>BAT LOWV</sub> * V <sub>VFB REG</sub>	0.25		10	A



	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		$R_{BAT SNS} = 5m\Omega$ , $V_{FB} < V_{BAT LOWV}$ *		3.0		Α
		$V_{VFB_{REG}}$ . IPRECHG = 0x003C	-4		4	%
	I <sup>2</sup> C setting precharge current	$R_{BAT_{SNS}} = 5m\Omega, V_{FB} < V_{BAT_{LOWV}} *$		1.0		Α
IPRECHG_ACC	accuracy	$V_{VFB_{REG}}$ . IPRECHG[1:0] = $0x0014$	-10		10	%
		$R_{BAT_{SNS}} = 5m\Omega, V_{FB} < V_{BAT_{LOWV}} *$		0.50		A
		$V_{VFB_{REG}}$ . IPRECHG[1:0] = 0x000A	-30		30	%
CHARGE TERMI	NATION					
I <sub>TERM_RANGE</sub>	Termination current range	V <sub>FB</sub> = V <sub>VFB_REG</sub>	0.25		10	A
		$R_{BAT_{SNS}} = 5m\Omega$ , VBAT = 12V, 36V,		1.5		A
		55V_ITERM = 0x001E	-7		7	%
	Termination current accuracy	R <sub>BAT_SNS</sub> = 5mΩ, VBAT = 12V, 36V, 55V.		0.50		A
ITERM_ACC		ITERM = 0x000A	-20		20	%
		$R_{BAT_{SNS}} = 5m\Omega$ , VBAT = 12V, 36V, 55V.		0.250		Α
		ITERM = 0x0005	-50		50	%
BATTERY VOLTA	AGE COMPARATORS					
V <sub>BAT_SHORT</sub>	Trickle charge to pre-charge transition	V <sub>SRN</sub> rising	2.8	3	3.2	V
BAI_SHORI	Pre-charge to trickle charge transition	V <sub>SRN</sub> falling	2.2	2.4	2.6	V
V <sub>BAT_LOWV</sub> Pre-charge to fast-charge trans		V <sub>FB</sub> rising, as percentage of V <sub>FB_REG</sub> , VBAT_LOWV[2:0] = 3	69.0	71.7	73.8	%
	Pre-charge to fast-charge transition	V <sub>FB</sub> rising, as percentage of V <sub>FB_REG</sub> , VBAT_LOWV[2:0] = 2	64.3	66.7	69.0	%
		V <sub>FB</sub> rising, as percentage of V <sub>FB_REG</sub> , VBAT_LOWV[2:0] = 1	52	55	58	%
		V <sub>FB</sub> rising, as percentage of V <sub>FB_REG</sub> , VBAT_LOWV[2:0] = 0	27	30	33	%
V <sub>BAT_LOWV_HYS</sub>	BAT_LOWV hysteresis			5		%
		V <sub>FB</sub> falling, as percentage of V <sub>FB_REG</sub> , VRECHG[1:0] = 3		97.6		%
N/	Battery recharge threshold for Li-Ion	V <sub>FB</sub> falling, as percentage of V <sub>FB_REG</sub> , VRECHG[1:0] = 2		95.2		%
V <sub>RECHG</sub>	and LiFePO <sub>4</sub>	V <sub>FB</sub> falling, as percentage of V <sub>FB_REG</sub> , VRECHG[1:0] = 1		94.3		%
		V <sub>FB</sub> falling, as percentage of V <sub>FB_REG</sub> , VRECHG[1:0] = 0		93.0		%
INPUT CURRENT	<b>FREGULATION</b>					
		R <sub>AC SNS</sub> = 2mΩ, IAC_DPM = 0x00A0		20		Α
IIREG_DPM_ACC		NAC_SNS - 211122, IAC_DEW - 0X00A0	-3		3	%
	I <sup>2</sup> C setting input current regulation	$P_{\rm res} = 2mQ_{\rm r}   AC_{\rm r} DDM = 0.0050$		10		A
	accuracy in forward mode	$R_{AC_{SNS}} = 2m\Omega$ , IAC_DPM = 0x0050	-4		4	%
				5.0		Α
		$R_{AC_{SNS}} = 2m\Omega$ , IAC_DPM = 0x0028	-7		7	%
K <sub>ILIM</sub>	Hardware input current limit set factor (Amperes of input current per $k\Omega$ on ILIM_HIZ pin)	$R_{AC\_SNS}$ = 2m $\Omega$ , $R_{ILIM}$ = 5k $\Omega$ , 2.5k $\Omega$ , and 1.67k $\Omega$	48	50	52	Αx kΩ
V <sub>REF_ILIM_HIZ</sub>	ILIM_HIZ pin voltage when ILIM_HIZ pin is in regulation			2.0		v



	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VIH_ILIM_HIZ	ILIM_HIZ input high threshold to enter HIZ mode	V <sub>ILIM_HIZ</sub> rising	3.7			V
INPUT VOLTAGE	REGULATION					
V <sub>VREG_DPM_RANGE</sub>	Input voltage DPM regulation range		4.2		65	V
V	I <sup>2</sup> C setting input voltage regulation	VAC DPM = 0x076C		38		V
V <sub>VREG_DPM_ACC</sub>	accuracy	VAC_DI M = 0x070C	-2		2	%
		VAC DPM = 0x04E2		25		V
V <sub>VREG_DPM_ACC</sub>	I <sup>2</sup> C setting input voltage regulation		-2		2	%
VREG_DFM_ACC	accuracy in forward mode	VAC DPM = 0x03B6		19		V
			-2		2	%
V <sub>ACUV_DPM</sub>	ACUV pin voltage when in VDPM regulation		1.198	1.210	1.222	V
REVERSE MODE	VOLTAGE REGULATION					
V <sub>REV_RANGE</sub>	VAC Voltage regulation range in Reverse mode		3.3		65	v
V	Voltage regulation accuracy in	VAC REV = 0x0960		48		V
V <sub>REV_ACC</sub> Reverse mode		VAC_NEV - 0x0300	-2		2	%
VAC Voltage regulation accurate Reverse mode		VAC REV = 0x0578		28		V
			-2		2	%
	VAC Voltage regulation accuracy in	acy in VAC REV = 0x02EE		15		V
	Reverse mode		-2		2	%
		VAC_REV = 0x00FA		5		V
		_	-2		2	%
REVERSE MODE			1			
		$R_{AC_{SNS}} = 2m\Omega$ , IAC_REV = 0x00A0 $R_{AC_{SNS}} = 2m\Omega$ , IAC_REV = 0x0028		20		A
IIREV_ACC	nput current regulation accuracy in Reverse mode		-3.5		3.5	%
-	INEVEISE INDUE			5.0		A
			-5.5		5.5	%
CHARGE MODE E			1			
V <sub>T1_RISE</sub>	TS pin voltage rising T1 threshold, charge suspended above this voltage.		72.75	73.25	73.85	%
V <sub>T1_FALL</sub>	TS pin voltage falling T1 threshold, charge re-enabled below this voltage.	As Percentage to REGN, TS_T1=0°C w/ 103AT	71.5	72	72.5	%
V <sub>T2_RISE</sub>	TS pin voltage rising T2 threshold, charge back to reduced ICHG above this voltage	As Percentage to REGN, TS_T2=10°C w/ 103AT	67.75	68.25	68.75	%
V <sub>T2_FALL</sub>	TS pin voltage falling T2 threshold. Charge back to normal below this voltage	As Percentage to REGN, TS_T2=10°C w/ 103AT	66.45	66.95	67.45	%
V <sub>T3_FALL</sub>	TS pin voltage falling T3 threshold, charge to ICHG and reduced $V_{FB\_REG}$ below this voltage.	As Percentage to REGN, TS_T3=45°C w/ 103AT	44.25	44.75	45.25	%
V <sub>T3_RISE</sub>	TS pin voltage rising T3 threshold. Charge back to normal above this voltage.	As Percentage to REGN, TS_T3=45°C w/ 103AT	45.55	46.05	46.55	%
V <sub>T5_FALL</sub>	TS pin voltage falling T5 threshold, charge suspended below this voltage	As Percentage to REGN, TS_T5=60°C w/ 103AT	33.875	34.375	34.875	%



	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>T5_RISE</sub>	TS pin voltage rising T5 threshold. Charge back to ICHG and reduced $V_{FB_{REG}}$ above this voltage.	As Percentage to REGN, TS_T5=60°C w/ 103AT	35	35.5	36	%
REVERSE MOD	E BATTERY-PACK NTC MONITOR	-				
V <sub>BCOLD_RISE</sub>	TS pin voltage rising TCOLD threshold. Reverse mode suspended above this voltage	As Percentage to REGN (BCOLD = -20°C w/ 103AT)	79.45	80.0	80.55	%
V <sub>BCOLD_RISE</sub>	TS pin voltage rising TCOLD threshold. Reverse mode suspended above this voltage	As Percentage to REGN (BCOLD = -10°C w/ 103AT)	76.65	77.15	77.65	%
V <sub>BCOLD_FALL</sub>	TCOLD comparator falling threshold.	As Percentage to REGN (-20°C w/ 103AT)	78.2	78.7	79.2	%
V <sub>BCOLD_FALL</sub>	TCOLD comparator falling threshold.	As Percentage to REGN (-10°C w/ 103AT)	75.5	75.6	76.5	%
V <sub>BHOT_FALL</sub>	TS pin voltage falling THOT threshold. Reverse mode suspends below this voltage	As Percentage to REGN, (BHOT = 55°C w/ 103AT)	37.2	37.7	38.2	%
V <sub>BHOT_FALL</sub>	TS pin voltage falling THOT threshold. Reverse mode suspends below this voltage	As Percentage to REGN, (BHOT = 60°C w/ 103AT)	33.875	34.375	34.875	%
V <sub>BHOT_FALL</sub>	TS pin voltage falling THOT threshold. Reverse mode suspends below this voltage	As Percentage to REGN, (BHOT 65°C w/ 103AT)	30.75	31.25	31.75	%
$V_{BHOT_RISE}$	TS pin voltage rising THOT threshold. Reverse mode allowed above this voltage	As Percentage to REGN, (BHOT = 55°C w/ 103AT)	38.5	39.0	39.95	%
$V_{BHOT_RISE}$	TS pin voltage rising THOT threshold. Reverse mode allowed above this voltage	As Percentage to REGN, (BHOT = 60°C w/ 103AT)	35	35.5	36	%
V <sub>BHOT_RISE</sub>	TS pin voltage rising THOT threshold. Reverse mode allowed above this voltage	As Percentage to REGN, (BHOT 65°C w/ 103AT)	32.0	32.5	33.0	%
BATTERY CHA	RGER PROTECTION					
V <sub>BAT_OV</sub>	Battery overvoltage threshold	$V_{FB}$ rising, as percentage of $V_{FB\_REG}$	102.5	104	105.5	%
V <sub>BAT_OVZ</sub>	Battery overvoltage falling threshold	$V_{FB}$ falling, as percentage of $V_{FB\_REG}$	100.5	102	103.5	%
V <sub>ICHG_OC</sub>	Battery charge over-current threshold	V <sub>SRP</sub> - V <sub>SRN</sub> rising	120		170	mV
THERMAL SHU	TDOWN					
T <sub>SHUT</sub>	Thermal shutdown rising threshold	Temperature increasing		150		°C
SHUT	Thermal shutdown falling threshold	Temperature decreasing		135		°C
REGN REGULA	TOR AND GATE DRIVE SUPPLY (DRV_S	SUP)				
V <sub>REGN</sub>	REGN LDO output voltage	IREGN = 20mA	4.8	5	5.2	V
* REGN		VAC = 5V, IREGN = 20mA	4.35	4.6		V
I <sub>REGN</sub>	REGN LDO current limit	VREGN = 4.5V	70			mA
V <sub>REGN_OK</sub>	REGN OK threshold to allow switching	REGN rising		3.55		V
V <sub>DRV_UVPZ</sub>	DRV_SUP under-voltage threshold to allow switching	DRV_SUP rising			3.7	V
V <sub>DRV_OVP</sub>	DRV_SUP over-voltage threshold to disable switching	DRV_SUP rising	12.8	13.2	13.6	V
POWER-PATH	MANAGER	1				
I <sub>AC_LOAD</sub>	VAC discharge load current		16			mA
I <sub>BAT_LOAD</sub>	Battery (SRN) discharge load current		16			mA



PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
QUENCY AND SYNC					
	$R_{FSW_SYNC} = 133k\Omega$	212	250	288	kHz
Switching Frequency	$R_{FSW_SYNC} = 50k\Omega$	425	500	575	kHz
FSW_SYNC input high threshold		1.3			V
FSW_SYNC input low threshold				0.4	V
FSW_SYNC input pulse width		80			ns
Buck side high-side turnon resistance	V <sub>BTST1</sub> - V <sub>SW1</sub> = 5V		3.4		Ω
Buck side high-side turnoff resistance	V <sub>BTST1</sub> - V <sub>SW1</sub> = 5V		1.0		Ω
Bootstrap refresh comparator threshold voltage	BTST1 falling, $V_{\text{BTST1}}$ - $V_{\text{SW1}}$ when low-side refresh pulse is requested	2.7	3.1	3.9	V
Buck side low-side turnon resistance	VREGN = 5V		3.4		Ω
Buck side low-side turnoff resistance	VREGN = 5V		1.0		Ω
Buck side dead time, both edges			45		ns
Boost side high-side turnon resistance	V <sub>BTST2</sub> - V <sub>SW2</sub> = 5V		3.4		Ω
Boost side high-side turnoff resistance	V <sub>BTST2</sub> - V <sub>SW2</sub> = 5V		1.0		Ω
Bootstrap refresh comparator threshold voltage	BTST2 falling, $V_{\text{BTST2}}$ - $V_{\text{SW2}}$ when low-side refresh pulse is requested	2.7	3.1	3.9	V
Boost side low-side turnon resistance	VREGN = 5V		3.4		Ω
Boost side low-side turnoff resistance	VREGN = 5V		1.0		Ω
Boost side dead time, both edges			45		ns
ITAL CONVERTER (ADC)					
	ADC_SAMPLE[1:0] = 00		24		ms
Conversion-time, each measurement	ADC_SAMPLE[1:0] = 01		12		ms
	ADC_SAMPLE[1:0] = 10		6		ms
	ADC_SAMPLE[1:0] = 00	14	15		bits
Effective resolution	ADC_SAMPLE[1:0] = 01	13	14		bits
	ADC_SAMPLE[1:0] = 10	12	13		bits
IENT RANGE AND LSB					
Input current ADC reading (positive or	Range with $2m\Omega R_{AC SNS}$	-50000		50000	mA
negative)			2		mA
Battery current ADC reading (positive	_	-20000		20000	mA
or negative)			2		mA
	Range	0		65534	mV
Input voltage ADC reading	LSB		2		mV
	Range	0		65534	mV
Battery voltage ADC reading	LSB		2		mV
TS voltage ADC reading, as	Range	0		99.9	%
percentage of REGN	LSB		0.098		%
		1			
FB voltage ADC reading	Range	0		2047	mV
	QUENCY AND SYNC         Switching Frequency         FSW_SYNC input high threshold         FSW_SYNC input low threshold         FSW_SYNC input pulse width         Buck side high-side turnon resistance         Buck side high-side turnoff resistance         Buck side low-side turnon resistance         Boost side high-side turnon resistance         Boost side high-side turnon resistance         Boost side low-side turnoff resistance	QUENCY AND SYNC         RFSW_SYNC = 133kQ           Switching Frequency $R_{FSW_SYNC} = 50kQ$ FSW_SYNC input high threshold         FSW_SYNC input low threshold           FSW_SYNC input pulse width	QUENCY AND SYNC         R <sub>FSW_SYNC</sub> = 133kΩ         212           Switching Frequency $R_{FSW_SYNC} = 50k\Omega$ 425           FSW_SYNC input high threshold         1.3           FSW_SYNC input pulse width         80           Buck side high-side turnon resistance $V_{gTST1} - V_{SW1} = 5V$ Buck side high-side turnon fresistance $V_{gTST1} - V_{SW1} = 5V$ Bootstrap refresh comparator threshold voltage         BTST1 falling, $V_{gTST1} - V_{SW1}$ when low-side refresh pulse is requested         2.7           Buck side low-side turnoff resistance         VREGN = 5V         2.7           Buck side low-side turnoff resistance         VREGN = 5V         2.7           Buck side low-side turnoff resistance         VREGN = 5V         2.7           Buck side low-side turnoff resistance         VREGN = 5V         2.7           Boots tide high-side turnoff         Varst1 - V_Sw2 = 5V         2.7           Boots tide low-side turnon resistance         VREGN = 5V         2.7           Boots tide low-side turnoff resistance         VREGN = 5V         2.7           Boots tide low-side turnoff resistance         VREGN = 5V         2.7           Boots tide low-side turnoff resistance         VREGN = 5V         2.7           Boots tide low-side turnoff resistance         VREGN = 5V	QUENCY AND SYNC         R <sub>FSW_SYNC</sub> = 133kΩ         212         250           Switching Frequency $R_{FSW_SYNC} = 50k\Omega$ 425         500           FSW_SYNC input high threshold         1.3         1.3         1.3           FSW_SYNC input low threshold         80         1.3           Buck side high-side turnon resistance $V_{BTST1} - V_{SW1} = 5V$ 3.4           Buck side high-side turnon fresistance $V_{BTST1} - V_{SW1} = 5V$ 1.0           Bootstrap refersh comparator         BTST1 falling, $V_{BTST1} - V_{SW1}$ then low-side         2.7         3.1           Buck side low-side turnon fresistance         VREGN = 5V         3.4         3.4         3.4           Buck side low-side turnon fresistance         VREGN = 5V         3.4         3.4         3.4           Buck side low-side turnon fresistance         VREGN = 5V         1.0         3.4           Boots tide high-side turnon fresistance         VREGN = 5V         3.4         3.4           Boots tide high-side turnon fresistance         VREGN = 5V         1.0         3.4           Boots tide low-side turnon fresistance         VREGN = 5V         3.4         3.4           Boots tide low-side turnon resistance         VREGN = 5V         1.0         3.4           Boots tide	QUENCY AND SYNC         R <sub>FSW_SYNC</sub> = 133kΩ         212         250         288           Switching Frequency         R <sub>FSW_SYNC</sub> = 50kΩ         425         500         575           FSW_SYNC input high threshold         1.3         0.4           FSW_SYNC input low threshold         80         0.4           Buck side high-side turnoff resistance         V <sub>BTST1</sub> - V <sub>SW1</sub> = 5V         3.4           Buck side high-side turnoff resistance         V <sub>BTST1</sub> - V <sub>SW1</sub> = 5V         3.4           Buck side low-side turnoff resistance         VBTST1 falling, V <sub>BTST1</sub> - V <sub>SW1</sub> when low-side         2.7         3.1         3.9           Buck side low-side turnoff resistance         VREGN = 5V         3.4         45         0           Buck side low-side turnoff resistance         VBTST2 - V <sub>SW2</sub> = 5V         3.4         0           Boost side high-side turnoff resistance         VBTST2 - V <sub>SW2</sub> = 5V         3.4         0           Boost side high-side turnoff resistance         VBTST2 - V <sub>SW2</sub> = 5V         3.4         0           Boost side high-side turnoff resistance         VBTST2 - V <sub>SW2</sub> = 5V         3.4         0           Boost side high-side turnoff resistance         VBTST2 - V <sub>SW2</sub> = 5V         1.0         0           Boost side high-side turnoff resistance         VREGN = 5V         1.0



	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
V <sub>IH</sub>	Input high threshold level		1.3		V
V <sub>IL</sub>	Input low threshold level			0.4	V
V <sub>OL</sub>	Output low threshold level	Sink current = 5mA		0.4	V
I <sub>IN_BIAS</sub>	High-level leakage current	Pull up rail 3.3V		1	μA
LOGIC I/O PIN	(CE, PG , STAT1, STAT2)				
VIH	Input high threshold level ( $\overline{CE}$ )		1.3		V
V <sub>OL</sub>	Output low threshold level (CE, PG, STAT1, STAT2)	Sink current = 5mA		0.4	V
VIL	Input low threshold level (CE)			0.4	V
I <sub>OUT_BIAS</sub>	High-level leakage current (CE, PG, STAT1, STAT2)	Pull up rail 3.3V		1	μA




### 7.6 Timing Requirements

		MIN	NOM	MAX	UNIT
VAC / BAT POWER	UP				
t <sub>ACOV_DGL</sub>	Enter ACOV deglitch time, ACOV rising		100		μs
t <sub>ACOVZ_DGL</sub>	Exit ACOV deglitch time, ACOV falling		12		ms
t <sub>ACUV_DGL</sub>	Enter ACUV deglitch time, ACUV falling		100		μs
t <sub>ACUVZ_DGL</sub>	Exit ACUV deglitch time, ACUV rising		12		ms
BATTERY CHARGE	R	·			
t <sub>TERM_DGL</sub>	Deglitch time for charge termination, V <sub>SRP</sub> - V <sub>SRN</sub> falling		220		ms
tRECHG_DGL	Deglitch time for recharge threshold, VFB falling		200		ms
t <sub>PRECHG</sub>	Pre-charge safety timer accuracy	1.7	2	2.3	hr
t <sub>SAFETY</sub>	Fast-charge safety timer accuracy, CHG_TMR = 8hr	6.8	8	9.2	hr
t <sub>TOPOFF</sub>	Top-off timer accuracy, TOPOFF_TMR = 30 min	25.5	30	34.5	min
t <sub>CV_TIMER</sub>	CV timer accuracy, CV_TMR = 10hr	8.5	10	11.5	hr
BATTERY-PACK NT	C MONITOR				
t <sub>TS_DGL</sub>	Deglitch time for TS threshold crossing		25		ms
MPPT TIMERS					
t <sub>P_AND_O</sub>	Perturb and Observe timer accuracy, P_AND_O_TMR = 1 s	0.85	1	1.15	s
t <sub>FULL_SWEEP</sub>	Full Panel Sweep timer accuracy, FULL_SWEEP_TMR = 10 min	8.5	10	11.5	min
I <sup>2</sup> C INTERFACE					
f <sub>SCL</sub>	SCL clock frequency			1000	kHZ
DIGITAL CLOCK AN	D WATCHDOG				
t <sub>lp_wdt</sub>	I <sup>2</sup> C Watchdog reset time (EN_HIZ = 1, WATCHDOG[1:0] = 160s)	100	160		s
t <sub>WDT</sub>	I <sup>2</sup> C Watchdog reset time (EN_HIZ = 0, WATCHDOG[1:0] = 160s)	130	160		s



### 7.7 Typical Characteristics


 $C_{VAC}$  = 160 µF,  $C_{OUT}$ = 160 µF,  $f_{SW}$  = 250 kHz, L = 10 µH,  $T_A$  = 25°C (unless otherwise specified)





### 7.7 Typical Characteristics (continued)

 $C_{VAC}$  = 160 µF,  $C_{OUT}$ = 160 µF,  $f_{SW}$  = 250 kHz, L = 10 µH,  $T_A$  = 25°C (unless otherwise specified)




Copyright © 2023 Texas Instruments Incorporated



### 7.7 Typical Characteristics (continued)

 $C_{VAC}$  = 160 µF,  $C_{OUT}$ = 160 µF,  $f_{SW}$  = 250 kHz, L = 10 µH, T<sub>A</sub> = 25°C (unless otherwise specified)





### 8 Detailed Description

#### 8.1 Overview

The BQ25756 is a wide input voltage, Li-Ion, Li-polymer, LiFePO<sub>4</sub> bi-directional switched-mode buck-boost battery charge controller. The device offers high-efficiency battery charging over a wide voltage range with accurate and programmable charge current and charge voltage regulation, in addition to automatic charge preconditioning, termination, and charge status indication. The device integrates all the loop compensation and 5-V gate drivers for the buck-boost converter, thereby providing a high density solution with ease of use. The switching frequency of the device can be programmed or forced to follow an external clock frequency via the FSW\_SYNC pin. While switching under light-load the device offers an optional Pulse Frequency Modulation (PFM) mode to increase efficiency. The charger has a digital state machine that advances the charger's states as the converter analog feedback loops hand off control to each other. It also manages the fault protection comparators. The loops regulate and comparators compare against reference values in the I<sup>2</sup>C registers, unless clamped by external resistors.

Besides the I<sup>2</sup>C host-controlled charging mode, the device also supports autonomous charging mode via resistor programmable limits. Input current, charge current and charge voltage regulation targets can be changed via the ILIM\_HIZ, ICHG, and FB pins, respectively. The device can complete a charging cycle without any software intervention. Charging function is controlled via the  $\overline{CE}$  pin.

For Li-lon and LiFePO<sub>4</sub> chemistries, the device checks battery voltage and charges the battery in different phases accordingly: trickle charging, pre-charging, constant current (CC) charging and constant voltage (CV) charging. At the end of the charging cycle, the charger automatically terminates when the charge current is below the termination current limit in the constant voltage phase. When the full battery falls below the recharge threshold, the charger automatically starts a new charge cycle.

The input operating window is programmed via the ACUV and ACOV pins. When the input voltage is outside the programmed window, the device automatically stops the charger, and the PG pin pulls HIGH.

The charger provides various safety features for battery charging and system operation, including battery temperature negative thermistor (NTC) monitoring, charge timers and over-voltage/over-current protections on battery and input. The thermal shutdown prevents charging when the junction temperature exceeds the  $T_{SHUT}$  limit.

The device supports buck-boost reverse power direction to deliver power from the battery to the input when the adapter is not present. In reverse mode, the regulation voltage and current can be programmed via the I<sup>2</sup>C interface (VAC\_REV and IAC\_REV) to provide a CC/CV profile supporting the USB-PD Extended Power Range (EPR).


The device has three status pins (STAT1, STAT2, and  $\overrightarrow{PG}$ ) to indicate the charging status and input voltage status. These pins can be used to drive LEDs or communicate with a host processor. If needed, these pins can also be used as general purpose indicators and their status controlled directly by the I<sup>2</sup>C interface. In addition, the  $\overrightarrow{CE}$  pin can also be used as a general purpose indicator. The  $\overrightarrow{INT}$  pin immediately notifies host when the device status changes, including faults.

The device also provides a 16-bit analog-to-digital converter (ADC) for monitoring input current, charge current and input/battery/thermistor voltages (IAC, IBAT, VAC, VBAT, TS).

The device comes with a 36-pin 5-mm × 6-mm QFN package with 0.5-mm pin pitch.



### 8.2 Functional Block Diagram





#### 8.3 Feature Description

#### 8.3.1 Device Power-On-Reset

The internal bias circuits are powered from either VAC or SRN. When VAC rises above  $V_{VAC_OK}$ , charging is allowed. When BAT rises above 3 V, reverse mode operation is allowed.

A POR occurs when one of these supplies rises above its corresponding  $V_{OK}$  level, while the other supply is below its corresponding  $V_{OK}$  level. After the POR, I<sup>2</sup>C interface is ready for communication and all the registers are reset to default value. The host can access all the registers after POR.

#### 8.3.2 Device Power-Up From Battery Without Input Source

If only battery is present and the voltage is above 3-V threshold, the device is ready for I<sup>2</sup>C communication , and the converter is ready to start operation in reverse mode. The REGN LDO stays off to minimize the quiescent current. The ADC can be used to monitor all system parameters.

#### 8.3.3 Device Power Up from Input Source

When a valid input source ( $V_{VAC_OK}$  < VAC and VAC within the ACUV and ACOV operating window) is detected, the  $\overline{PG}$  pin pulls LOW. If charging is enabled, the device proceeds to enable the REGN LDO and power up the buck-boost converter.

#### 8.3.3.1 VAC Operating Window Programming (ACUV and ACOV)

The VAC operating window can be programmed via the ACUV and ACOV pins using a three-resistor divider from VAC to PGND as shown in 图 8-1.




图 8-1. ACUV and ACOV Programming

When  $V_{ACUV}$  falls and reaches  $V_{ACUV_DPM}$ , the device enters input voltage regulation, thereby reducing the charge current.  $V_{ACUV}$  continues falling below  $V_{REF_ACUV}$ , the device automatically stops the converter and the  $\overline{PG}$  pin pulls high.

**System Note:** if VAC\_DPM register is programmed to a value higher than POR, the device regulates the VAC voltage to the higher of VAC\_DPM register or  $V_{ACUV DPM}$  pin voltage. Refer to  $\ddagger 8.3.5.1.2$  for more information.

When  $V_{ACOV}$  rises above  $V_{REF ACOV}$ , the device automatically stops the converter and the  $\overline{PG}$  pin pulls high.

The following equations govern the relationship between the resistor divider and the target operating voltage window programmed by ACOV and ACUV pins:

$$V_{ACOV\_TARGET} = V_{REF\_ACOV} \times \frac{R_{AC1} + R_{AC2} + R_{AC3}}{R_{AC3}}$$
(1)

$$V_{\text{ACUV}_\text{TARGET}} = V_{\text{REF}_\text{ACUV}} \times \frac{R_{\text{AC1}} + R_{\text{AC2}} + R_{\text{AC3}}}{R_{\text{AC2}} + R_{\text{AC3}}}$$
(2)

If unused, tie ACUV to VAC and ACOV to PGND in order to apply the internal VAC operating window (V<sub>VAC OP</sub>).



#### 8.3.3.2 REGN Regulator (REGN LDO)

The REGN LDO regulator provides a regulated bias supply for the IC and the TS external resistors. Additionally, REGN voltage can be used to drive the buck-boost switching FETs directly by tying the DRV\_SUP pin to REGN. The pull-up rail of PG, STAT1, and STAT2 can be connected to REGN as well. The REGN LDO is enabled when below conditions are valid:

- 1. VAC voltage above  $V_{VAC OK}$  and charge is enabled in forward mode.
- 2. BAT voltage above 3 V in Reverse mode and Reverse Mode is enabled (EN\_REV = 1)

At high input voltages and/or large gate drive requirements, the power loss from gate driving via the REGN LDO can be excessive. This power for the gate drivers can be provided externally by directly driving the DRV\_SUP pin with a high efficiency supply ranging from 4.5 V to 12 V. This supply should be able to provide at least 50 mA or more as required to drive the switching FET gate charge.

The power dissipation for driving the gates via the REGN LDO is:  $P_{REGN} = (VAC - V_{REGN}) \times Q_{G(TOT)1,2,3,4} \times f_{SW}$ , where  $Q_{G(TOT)1,2,3,4}$  is the sum of the total gate charge for all switching FETs and  $f_{SW}$  is the programmed switching frequency. The Safe Operating Area (SOA) below is based on a 1-W power loss limit.




图 8-2. REGN LDO Safe Operating Area (SOA)

#### 8.3.3.3 Compensation-Free Buck-Boost Converter Operation

The device integrates all the loop compensation, thereby providing a high density solution with ease of use. At startup, the device toggles the SW node for about 40 ms to determine the correct compensation values for a given set of passives. If the battery is above VBAT\_LOWV, then SW2 is toggled. SW1 is toggled otherwise.

The charger employs a synchronous buck-boost converter that allows charging from a wide range of input voltage sources. The charger operates in buck, buck-boost or boost mode. The converter can operate uninterruptedly and continuously across the three operation modes. During buck-boost mode, the converter alternates a SW1 pulse with a SW2 pulse, with effective switching frequency interleaved among these pulses for highest efficiency operation.

During boost mode operation, the HS FET is forced to turn on for 225 ns in each switching cycle to ensure inductor energy is delivered to the output, effectively limiting the maximum boosting ratio. For example, when device is configured to switch at 500 kHz, the switching period is 2  $\mu$ s, yielding a duty cycle limit of (1 - 0.225  $\mu$ s/2  $\mu$ s) = 88.75%. Given a 5-V input, this translates to a maximum 44-V output assuming 100% efficiency. The true output will be lower than this ideal limit. At lower switching frequencies, the maximum duty cycle increases, making the limitation less significant.

表 8-1. Switching MOSFET Operation MODE BUCK BUCK-BOOST BOOST					
mode	Book	Been Beeen	20001		
HS BUCK FET	Switching at <i>f<sub>SW</sub></i>	Switching ( <i>f<sub>SW</sub></i> interleaved between SW1 and SW2)	ON		
LS BUCK FET	Switching at f <sub>SW</sub>	Switching (f <sub>SW</sub> interleaved between SW1 and SW2)	OFF		
LS BOOST FET	OFF	Switching (f <sub>SW</sub> interleaved between SW1 and SW2)	Switching at <i>f<sub>SW</sub></i>		
HS BOOST FET	ON	Switching (f <sub>SW</sub> interleaved between SW1 and SW2)	Switching at <i>f<sub>SW</sub></i>		

### 24 - 1- 2

#### 8.3.3.3.1 Light-Load Operation

In order to improve converter light-load efficiency, the device switches to Pulse Frequency Modulation (PFM) control at light load when the EN PFM bit is set to 1. The effective switching frequency will decrease accordingly when output load decreases.

EN PFM bit is automatically cleared to 0 every time the converter starts and a valid SYNC clock input is detected on the FSW\_SYNC pin, thereby ensuring fixed frequency operation regardless of output current. The bit can be overwritten to 1 to allow PFM after startup even when SYNC signal is present.

Light-load PFM mode can be disabled by clearing the EN PFM bit. In this case, the device switches in PWM mode at a fixed switching frequency. It is recommended to disable PFM mode (EN PFM = 0) when termination is enabled and set lower than 2 A.

#### 8.3.3.4 Switching Frequency and Synchronization (FSW SYNC)

The device switching frequency can be programmed between 200 kHz to 600 kHz using a resistor from the FSW\_SYNC pin to PGND. The R<sub>FSW</sub> resistor is related to the nominal switching frequency ( $f_{SW}$ ) by the equation:

$$R_{FSW} = \frac{1}{10 \times \left(f_{SW} \times 5 \times 10^{-12} - 500 \times 10^{-9}\right)}$$
(3)

This pin must be pulled to PGND using a R<sub>FSW</sub>, do not leave floating. In addition to programming the nominal switching frequency, the FSW SYNC pin can also be used to synchronize the internal oscillator to an external clock signal. The synchronization feature works over the same range as the switching frequency: 200-kHz to 600-kHz range.

R <sub>FSW</sub> (kΩ)	SWITCHING FREQUENCY (kHz)
200	200
133	250
100	300
80	350
66.67	400
57.1	450
50	500
44.4	550
40	600

表 8-2. Common R<sub>FSW</sub> and Switching Frequency Values

#### 8.3.3.5 Device HIZ Mode

When a valid input supply is present, it is possible to force the device into HIZ Mode which disables switching, disables REGN LDO. The system load is provided by the battery in this mode. The charger enters HIZ Mode when EN\_HIZ bit is set to 1 or the ILIM\_HIZ pin is pulled above V<sub>IH ILIM HIZ</sub> (refer to  $\frac{1}{7}$  8.3.5.1.1.1).



If the device is operating in reverse mode with the converter turned on, and the device enters HIZ mode (EN\_HIZ bit is set to 1 or ILIM\_HIZ pin is pulled above  $V_{IH\_ILIM\_HIZ}$ ), switching stops. Once HIZ mode condition is cleared by the host, the device resumes reverse mode operation.

The device exits HIZ Mode when the EN\_HIZ bit is cleared to 0 or the ILIM\_HIZ pin is pulled below 0.4 V.

#### 8.3.4 Battery Charging Management

The device charges 1-cell up-to 14-cell Li-lon batteries and 1-cell up-to 16-cell LiFePO<sub>4</sub> batteries. The charge cycle is autonomous and requires no host interaction.

#### 8.3.4.1 Autonomous Charging Cycle

When battery charging is enabled (EN\_CHG bit =1 and  $\overline{CE}$  pin is LOW), the device autonomously completes a charging cycle without host involvement. The device charging parameters can be set by hardware through the FB pin to set regulation voltage and the ICHG pin to set charging current. The host can always control the charging operation and optimize the charging parameters by writing to the corresponding registers through l<sup>2</sup>C.

PARAMETER	VALUE
Charge Stages	$\begin{array}{c} \mbox{Precharge} \rightarrow \mbox{Fast Charge} \ (\mbox{CC}) \rightarrow \mbox{Taper Charge} \ (\mbox{CV}) \rightarrow \\ \mbox{Termination} \rightarrow \mbox{Recharge} \end{array}$
FB Voltage Regulation Target (VFB_REG)	1.536 V
Battery Low Voltage (VBAT_LOWV)	66.7% x VFB_REG = 1.0245 V
Recharge Voltage (VRECHG)	97.6% x VFB_REG =1.4991 V
Charging Current HW Limit (ICHG pin)	ICHG = K <sub>ICHG</sub> / R <sub>ICHG</sub>
Pre-Charge Current HW Limit (ICHG pin)	20% x ICHG
Termination Current HW Limit (ICHG pin)	10% x ICHG
CV Timer	Disabled
NTC Temperature Profile	JEITA
Safety Timer	12 hours

表 8-3. Li-Ion & LiFePO<sub>4</sub> Charging Parameter Default Settings

A new charge cycle starts when the following conditions are valid:

- · VAC is within the ACUV and ACOV operating window
- Device is not in HIZ mode (EN\_HIZ = 0 and ILIM\_HIZ pin voltage is below V<sub>IH ILIM HIZ</sub>)
- REGN is above V<sub>REGN OK</sub>
- Battery charging is enabled (EN\_CHG = 1 and CE pin is LOW)
- No thermistor fault on TS
- No safety timer fault

For lithium-ion battery charging, the charger device automatically terminates the charging cycle when the charging current is below termination threshold, charge voltage is above recharge threshold, and device is not in DPM mode. When a full battery voltage is discharged below recharge threshold (threshold selectable via VRECHG[1:0] bits), the device automatically starts a new charging cycle. After the charge is done, toggle either  $\overline{CE}$  pin or EN\_CHG bit can initiate a new charging cycle. In addition, the device offers a dedicated CV timer to stop the charging after a programmable period (CV\_TMR bits) in CV mode, regardless of the charge current value.

The status register (CHARGE\_STAT) indicates the different charging phases as:

- 000 Not Charging
- 001 Trickle Charge (VFB < V<sub>BAT SHORT</sub>)
- 010 Pre-charge (V<sub>BAT SHORT</sub> < VFB < V<sub>BAT LOWV</sub>)
- 011 Fast-charge (CC mode)
- 100 Taper Charge (CV mode)
- 101 Reserved
- 110 Top-off Timer Active Charging



#### • 111 – Charge Termination Done

When the charger transitions to any of these states, including when charge cycle is completed, an INT pulse is asserted to notify the host.

Supercapacitors do not require Trickle Charge or Pre-charge regions when their voltage is low. For supercapacitor charging, setting the EN\_PRECHG bit to 0 can disable both of these charging regions. In this case, the charger outputs ICHG current as long as the feedback voltage ( $V_{FB}$ ) is below VFB\_REG. The following settings are recommended for supercapacitor charging:

- EN\_PRECHG = 0
- EN\_TERM = 0
- EN\_CHG\_TMR = 0

#### 8.3.4.1.1 Charge Current Programming (ICHG pin and ICHG\_REG)

There are two distinct thresholds to limit the charge current (if both are enabled, the lowest limit of these will apply):

- 1. ICHG pin pull down resistor (hardware control)
- 2. ICHG\_REG register bits (host software control)

To set the maximum charge current using the ICHG pin, a pull-down resistor to PGND is used. It is required to use a 5-m $\Omega$  R<sub>BAT SNS</sub> sense resistor. The charge current limit is controlled by:

$$I_{CHG\_MAX} = \frac{K_{ICHG}}{R_{ICHG}}$$
(4)

The precharge current limit is defined as  $I_{PRECHG_MAX} = 20\% \text{ x } I_{CHG_MAX}$ , and the termination current is  $I_{TERM} = 10\% \text{ x } I_{CHG_MAX}$ .

The actual charge current limit is the lower value between ICHG pin setting and I<sup>2</sup>C register setting (ICHG\_REG). For example, if the register setting is 10 A (0xC8), and ICHG pin has a 10-k $\Omega$  resistor (K<sub>ICHG</sub> = 50 A-k $\Omega$ ) to ground for 5 A, the actual charge current limit is 5 A. The device regulates ICHG pin at V<sub>REF\_ICHG</sub>. If ICHG pin voltage exceeds V<sub>REF\_ICHG</sub>, the device enters charge current regulation.

The ICHG pin can also be used to monitor charge current when device is not in charge current regulation. When not in charge current regulation, the voltage on ICHG pin ( $V_{ICHG}$ ) is proportional to the actual charging current. ICHG pin can be used to monitor battery current with the following relationship:

$$I_{BAT} = \frac{K_{ICHG} \times V_{ICHG}}{R_{ICHG} \times V_{REF} \_ ICHG}$$
(5)

For example, if ICHG pin is set with  $10-k\Omega$  resistor, and the ICHG voltage 1.0V, the actual charge current is between 2.4 A to 2.6 A (based on K<sub>ICHG</sub> specified).

If ICHG pin is shorted to PGND, the charge current limit is set by the ICHG\_REG register. If hardware charge current limit function is not needed, it is recommended to short this pin to PGND. The ICHG pin function can be disabled by setting the EN\_ICHG\_PIN bit to 0 (recommended when pin is shorted to PGND). When the pin is disabled, charge current limit and monitoring functions via ICHG pin are not available.

To set the maximum charge current using the ICHG\_REG register bits, write to the ICHG\_REG register bits. The charge current limit range is from 400 mA to 20,000 mA with 50 mA/step. The default ICHG\_REG is set to maximum code, allowing ICHG pin to limit the current in hardware.

#### 8.3.4.2 Li-Ion Battery Charging Profile

The device charges the battery in five phases: trickle charge, pre-charge, constant current, constant voltage, and top-off trickle charging (optional). At the beginning of a charging cycle, the device checks the battery voltage and regulates current/voltage accordingly.

表 8-4. Recommended Li-ion Charge Settings					
PARAMETER	I <sup>2</sup> C REGISTER BITS	VALUE	EQUIVALENT PER 4.2-V CHARGE (V)		
Battery Low Voltage	VBAT_LOWV	0x3 = 71.4% x VFB_REG	3.0 V		
Recharge Voltage	VRECHG	0x3 = 97.6% x VFB_REG	4.1 V		

If the charger device is in DPM regulation during charging, the actual charging current will be less than the programmed value. In this case, termination is temporarily disabled and the charging safety timer is counted at half the clock rate, as explained in Charging Safety Timer.




图 8-3. Typical Li-Ion Battery Charging Profile

#### 8.3.4.3 LiFePO<sub>4</sub> Battery Charging Profile

The device charges the battery in five phases: trickle charge, pre-charge, constant current, constant voltage, and top-off trickle charging (optional). At the beginning of a charging cycle, the device checks the battery voltage and regulates current/voltage accordingly.

表 8-5. Recommended LiF	ePO₄ Charge Settings
------------------------	----------------------

PARAMETER	I <sup>2</sup> C REGISTER BITS	VALUE	EQUIVALENT PER 3.6-V CHARGE (V)
Battery Low Voltage	VBAT_LOWV	0x1 = 55% x VFB_REG	1.98 V
Recharge Voltage	VRECHG	0x0 = 93% x VFB_REG	3.35 V

If the charger device is in DPM regulation during charging, the actual charging current will be less than the programmed value. In this case, termination is temporarily disabled and the charging safety timer is counted at half the clock rate, as explained in Charging Safety Timer. The typical charging cycle for LiFePO<sub>4</sub> follows the same profile as Typical Li-Ion Battery Charging Profile.



#### 8.3.4.4 Charging Termination for Li-ion and LiFePO<sub>4</sub>

The device terminates a charge cycle when the battery voltage is above recharge threshold, and the current is below termination current. The termination current threshold is controlled by the lower option between  $10\% \times ICHG$  pin setting or the ITERM register setting.

In standalone applications using the ICHG pin to program the current, the termination threshold is set at 10% of the ICHG pin value (10-A ICHG pin programming results in 1-A termination).

In host-controlled applications, the termination current can be programmed using the ITERM register bits. The ICHG pin can still be used to set a hardware limit for the charge current.

After the charging cycle is completed, the buck-boost converter turns off. When termination occurs, the status register CHARGE\_STAT is set to 111, and an INT pulse is asserted to the host. Termination is temporarily disabled when the charger device is in input current, or input voltage regulation. Termination can be permanently disabled by writing 0 to EN\_TERM.

At low termination currents, due to the comparator offset, the actual termination current may be up to 20% higher than the termination target. In order to compensate for comparator offset, a programmable top-off timer (default disabled) can be applied after termination is detected. The top-off timer follows safety timer constraints, such that if safety timer is suspended, so is the top-off timer. Similarly, if safety timer is doubled, so is the top-off timer. CHARGE\_STAT reports whether the top off timer is active via the 110 code. Once the Top-Off timer expires, the CHARGE\_STAT register is set to 111 and an INT pulse is asserted to the host.

#### 8.3.4.5 Charging Safety Timer

The device has built-in safety timer to prevent extended charging cycle due to abnormal battery conditions. The user can program fast charge safety timer through  $I^2C$  (CHG\_TMR bits). When safety timer expires, the fault register CHG\_TMR\_STAT bit is set to 1, and an INT pulse is asserted to the host. The safety timer feature can be disabled by clearing EN\_CHG\_TMR bit.

During input voltage or input current regulation, the safety timer counts at half clock rate as the actual charge current is likely to be below the programmed setting. For example, if the charger is in input current regulation (IAC\_DPM\_STAT=1) throughout the whole charging cycle, and the safety timer is set to 5 hours, then the timer will expire in 10 hours. The timer also counts at half clock rate for TS pin events which reduce charge current (refer to JEITA Guideline Compliance in Charge Mode section). This half clock rate feature can be disabled by setting EN\_TMR2X = 0.

During faults which disable charging, timer is suspended. Once the fault goes away, safety timer resumes. If the charging cycle is stopped and started again, the timer gets reset (toggle  $\overline{CE}$  pin or EN\_CHG bit restarts the timer).

The pre-charge safety timer is a fixed 2 hour counter that runs when VBAT <  $V_{BAT\_LOWV}$ . The pre-charge safety timer is disabled when EN\_PRECHG bit is 0.

#### 8.3.4.6 CV Timer

In some applications, such as batteries with high-leakage or batteries in parallel with a system load, the battery current may never reach the ITERM threshold while in CV mode. The device offers a dedicated CV timer to control the amount of time the charger stays in CV mode.

The CV timer begins counting when the device enters the CV mode , and its duration can be programmed through the  $CV_TMR$  register bits. Note that  $CV_TMR = 0$  disables the timer altogether. The CV timer is an absolute timer, and the EN\_TMR2X register bit has no effect on it.

During faults which disable charging or when device falls out of CV regulation due to IAC\_DPM or VAC\_DPM, the CV timer is suspended. Once the device return to CV mode, the CV timer resumes. If the charging cycle is stopped and started again, the timer gets reset (toggle  $\overline{CE}$  pin or EN\_CHG bit restarts the timer).

An INT is asserted to the host when CV timer expires, and can be masked via the CV\_TMR\_MASK bit.

Copyright © 2023 Texas Instruments Incorporated



#### 8.3.4.7 Thermistor Qualification

The charger device provides a single thermistor input for battery temperature monitor.

#### 8.3.4.7.1 JEITA Guideline Compliance in Charge Mode

To improve the safety of charging Li-ion batteries, JEITA guideline was released on April 20, 2007. The guideline emphasized the importance of avoiding a high charge current and high charge voltage at certain low and high temperature ranges.


To initiate a charge cycle, the voltage on TS pin must be within the VT1 to VT5 thresholds. If TS voltage exceeds the T1 to T5 range, the controller suspends charging and waits until the battery temperature is within the T1 to T5 range.

At cool temperature, T1 to T2, JEITA recommends the charge current to be reduced to half of the charge current or lower. The device allows charge current in the cool temperature region to be programed to 20%, 40% or 100% of the charge current at T2 to T3 or charge suspend, which is controlled by the register bits JEITA\_ISETC. If charge current is reduced in the cool temperature region, the safety timer counts at half clock rate when  $EN_TMR2X = 1$ .

At warm temperature, T3 to T5, JEITA recommends charge voltage less than 4.1 V / cell. The device provides the programmability of the charge voltage at T3-T5, to be with a voltage offset less than charge voltage at T2 to T3 or charge suspend, which is controlled by the register bits JEITA\_VSET.

The charger also provides flexible voltage/current settings beyond the JEITA requirements. The charge current setting at warm temperature T3 to T5 can be configured to be 40%, or 100% of the programmed charge current or charge suspend, which is programmed by the register bit JEITA\_ISETH. If charge current is reduced in the JEITA warm region, the safety timer counts at half clock rate when EN\_TMR2X = 1.

The default charging profile for JEITA is shown in the figure below, in which the blue line is the default setting and the red dash line is the programmable options.



Assuming a 103AT NTC thermistor on the battery pack as shown above, the value of RT1 and RT2 can be determined by:

RT2 <

PGND

(7)

$$RT2 = \frac{RTH_{COLD} \times RTH_{HOT} \times \left(\frac{1}{VT1} - \frac{1}{VT5}\right)}{RTH_{HOT} \times \left(\frac{1}{VT5} - 1\right) - RTH_{COLD} \times \left(\frac{1}{VT1} - 1\right)}$$
(6)

$$RT1 = \frac{\frac{1}{VT1} - 1}{\frac{1}{RT2} + \frac{1}{RTH_{COLD}}}$$

Select 0°C to 60°C range for Li-ion or Li-polymer battery:

 $RTH_{T1} = 27.28 \text{ k}\Omega$ 

 $RTH_{T5} = 3.02 \text{ k}\Omega$ 

RT1 = 5.24 kΩ

RT2 = 30.31 kΩ

The device also offers programmability for all the thresholds via the TS Charging Threshold Control register (REG0x1B). This flexibility can help to change the charger's operating window in software.

The JEITA profile can be disabled by clearing the EN\_JEITA register bit. In this case, the device still limits the charging window from T1 to T5, but no special charge profile is employed within the Cool (T1 to T2) or Warm (T3 to T5) regions.

The NTC monitoring window can be disabled by clearing the EN\_TS register bit. In this case, the TS pin voltage is ignored, and the device always reports normal TS status. If EN\_TS is set to 0, TS pin can be floated or connected to PGND.

#### 8.3.4.7.2 Cold/Hot Temperature Window in Reverse Mode

For battery protection during reverse or auto-reverse mode operation, the device monitors the battery temperature to be within the VBCOLD to VBHOT thresholds. When temperature is outside of the thresholds, the reverse mode is shut off. In addition, EN\_REV, EN\_AUTO\_REV and REVERSE\_STAT bits are cleared to 0 and corresponding TS\_STAT is reported (TS Cold or TS Hot). The temperature protection in reverse mode can be completely disabled by clearing the EN\_TS bit to 0.

VREGN	Temperature Range for Reverse Mode		
VILLOIN	Reverse Mode Suspended		
VBCOLDx			
(–10°C / –	20°C)		
	Reverse Mode Enable		
M			
V <sub>внотх</sub> (55°С / 60	°C / 65°C)		
	Reverse Mode Suspended		
GND			

图 8-5. TS Pin Thermistor Sense Threshold in Reverse Mode

#### 8.3.5 Power Management

The device accommodates a wide range of input sources from 4.2 V up to 70 V.

#### 8.3.5.1 Dynamic Power Management: Input Voltage and Input Current Regulation

The device features Dynamic Power Management (DPM), which continuously monitors the input current and input voltage. When input source is over-loaded, either the current exceeds the input current limit (lower of



IAC\_DPM or ILIM\_HIZ pin setting), or the voltage falls below the input voltage limit (higher of VAC\_DPM or ACUV pin setting,  $V_{ACUV_DPM}$ ). The device then reduces the charge current until the input current falls below the input current limit and the input voltage rises above the input voltage limit.

When the charge current is reduced to zero, but the input source is still overloaded, the input voltage continues to drop. Once the input voltage drops below the ACUV limit ( $V_{ACUV} < V_{REF ACUV}$ ), the charger stops switching.

#### 8.3.5.1.1 Input Current Regulation

The total input current is a function of the system supply current and the battery charging current. System current normally fluctuates as portions of the systems are powered up or down. Without DPM, the source must be able to supply the maximum system current and the maximum charger input current simultaneously. By using DPM, the battery charger reduces the charging current when the input current exceeds the input current limit set by the lower of IAC\_DPM register bits, or ILIM\_HIZ pin. This allows the current capability of the input source to be lowered, reducing system cost.

There are two thresholds to limit the input current (if both are enabled, the lower limit of these two will apply):

- 1. IAC\_DPM register bits (host software control)
- 2. ILIM\_HIZ pull down resistor (hardware control)

To set the maximum current using the IAC\_DPM register bits, write to the IAC\_DPM register bits. When using a  $2-m\Omega$  resistor, the input current limit range is from 1 A to 50 A with 125 mA/step. The default IAC\_DPM is set to maximum code, allowing ILIM\_HIZ pin to limit the current in hardware.

To set the maximum current using the ILIM\_HIZ pin, refer to  $\frac{1}{7}$  8.3.5.1.1.1.

Although both limits are referenced to a 2-m $\Omega$  sense resistor, other values can also be used. A larger sense resistor provides a larger sense voltage and higher regulation accuracy, but at the expense of higher conduction loss. For example, using a 5-m $\Omega$  resistor yields programmability from 400 mA to 20 A with 50 mA/step.

#### 8.3.5.1.1.1 ILIM\_HIZ Pin

To set the maximum input current using the ILIM\_HIZ pin, a pull-down resistor to PGND is used. When using a  $2-m\Omega R_{AC} R_{AC} R_{AC} R_{ILIM} / R_{ILIM} R_{ILIM} R_{ILIM}$ 

The actual input current limit is the lower value between ILIM\_HIZ pin setting and register setting (IAC\_DPM). For example, if the register setting is 20 A, and ILIM\_HIZ pin has a 5-k $\Omega$  resistor (K<sub>ILIM</sub> = 50 A-k $\Omega$ ) to ground for 10 A, the actual input current limit is 10 A. ILIM\_HIZ pin can be used to set the input current limit when EN\_ILIM\_HIZ\_PIN bit is set to 1. The device regulates the pin at V<sub>REF\_ILIM\_HIZ</sub>. If pin voltage exceeds V<sub>REF\_ILIM\_HIZ</sub>, the device enters input current regulation. Entering input current regulation through the pin sets the IAC\_DPM\_STAT and FLAG bits, and produces an interrupt to host. The interrupt can be masked via the IAC\_DPM\_MASK bit.

The ILIM\_HIZ pin can also be used to monitor input current. When not in input current regulation, the voltage on ILIM\_HIZ pin ( $V_{ILIM_HIZ}$ ) is proportional to the input current. Pin voltage can be used to monitor input current with the following relationship: IAC =  $K_{ILIM} \times V_{ILIM} + H_{IZ} \times V_{REF} + I_{LIM} + H_{IZ}$ ).

For example, if the pin is set with 5-k $\Omega$  resistor, and the pin voltage is 1.0 V, the actual input current is between 4.8 A to 5.2 A (based on K<sub>ILIM</sub> specified).

If ILIM\_HIZ pin is shorted, the input current limit is set by the IAC\_DPM register. If hardware input current limit function is not needed, it is recommended to short this pin to GND. If ILIM\_HIZ pin is pulled above  $V_{IH_ILIM_HIZ}$ , the device enters HIZ mode (refer to  $\ddagger 8.3.3.5$ ). The ILIM\_HIZ pin function can be disabled by setting the EN\_ILIM\_HIZ\_PIN bit to 0. When the pin is disabled, input current limit and monitoring functions as well as HIZ mode control via the pin are not available.

 $K_{ILIM}$  is defined as 50 A×k $\Omega$  referenced to a 2-m $\Omega$  sense resistor. A larger sense resistor provides a larger sense voltage and higher regulation accuracy, but changes the gain from the ILIM\_HIZ pin. For example, using a 5-m $\Omega$  resistor yields  $K_{ILIM} = 50 (A \times k\Omega) \times 2 (m\Omega) / 5 (m\Omega) = 20 (A \times k\Omega)$ .



#### 8.3.5.1.2 Input Voltage Regulation

In addition to input current regulation, the device also offers input voltage regulation to limit the input power. This is especially useful when dealing with input sources such as solar panels, where the operating voltage must be controlled to extract the maximum power. Alternatively, if the input source current limitation is not known, input voltage regulation can be used to limit the power draw from the input source. By using input voltage regulation, the battery charger reduces the charging current when the input voltage falls below the input voltage limit set by the higher of VAC\_DPM register bits, or ACUV pin.

There are two thresholds to limit the input voltage (the higher limit of these will apply)

- 1. VAC\_DPM register bits (host software control)
- 2. ACUV pin falling threshold (hardware control)

To set the minimum input voltage using the VAC\_DPM register bits, write the desired value directly to the VAC\_DPM register bits. The default VAC\_DPM is set to minimum code, allowing ACUV pin to limit the input voltage in hardware.

To set the minimum input voltage using the ACUV pin, refer to  $\frac{1}{7}$  8.3.3.1.

#### 8.3.5.1.2.1 Max Power Point Tracking (MPPT) for Solar PV Panel

When EN\_MPPT bit is 1, the device provides a maximum power point tracking (MPPT) algorithm for solar PV panel input sources. The Input Power Maximizer algorithm finds and tracks the maximum power point by alternating between full panel sweep and perturb and observe modes of operation.

The full panel sweep is used to find the input operating voltage which delivers the maximum charge current to the battery. Before running a full panel sweep, the device momentarily enters HIZ mode to measure input source open-circuit voltage ( $V_{OC}$ ). The device proceeds to reduce the input voltage regulation target, measuring the charge current output at each setting. The VAC\_DPM register is used to program the minimum voltage to exit the full panel sweep. After the sweep is complete, the device updates the VAC\_MPP register to the input voltage regulation value producing the maximum charge current. The device then waits for a period of FULL\_SWEEP\_TMR[1:0] before performing a new full panel sweep. A full panel sweep can be forced at any time by setting the FORCE\_SWEEP bit to 1. Note that EN\_MPPT = 1 is required for FORCE\_SWEEP to work. The FORCE\_SWEEP bit is automatically cleared to 0 after the full panel sweep is completed. Note that the device uses the internal ADC to determine the charge current at each step of the full panel sweep, therefore writes to the IBAT\_ADC\_DIS bit are ignored while MPPT is enabled (EN\_MPPT = 1).

In between full panel sweeps, the device employs a perturb and observe algorithm to track the MPP of the solar input source. The input voltage regulation set point is dithered, observing changes in charge current. The dithering period is controlled via the P\_AND\_O\_TMR[1:0] register bits.

Note that when the system is directly connected to the input supply, the device cannot limit the system load. Therefore, the MPPT algorithm may not find and track the true MPP under all conditions. To enable MPPT operation, it is recommended to connect the system load directly in parallel to the battery pack.






图 8-6. Maximum Power Point Tracking

#### 8.3.6 Reverse Mode Power Direction

The device supports buck-boost reverse power direction with CC/CV profile to deliver power from the battery to the input when the adapter is not present. The reverse mode output voltage regulation is set in VAC\_REV register bits. The reverse mode also offers output current regulation via the  $R_{AC_{SNS}}$  resistor. This parameter is controlled by the IAC\_REV register bits. The reverse mode operation can be enabled if the following conditions are valid:

- 1. SRN above 3 V
- 2. DRV\_SUP voltage within valid operating window ( $V_{DRV}$  UVP <  $V_{DRV}$  <  $V_{DRV}$  OVP.
- 3. Reverse mode operation is enabled (EN\_REV = 1)
- 4. Voltage at TS (thermistor) pin is within range configured by Reverse Temperature Monitor as configured by BHOT and BCOLD register bits

While the reverse mode is active, the device sets the REVERSE\_STAT bit to 1. Host can disable the reverse operation at any time by setting EN\_REV bit to 0.

The charger also monitors and regulates the battery discharging current in reverse mode. When the battery discharge current rises above the IBAT\_REV register setting, the charger reduces the reverse mode power flow to limit the discharge current.

#### 8.3.7 Integrated 16-Bit ADC for Monitoring

The device includes a 16-bit ADC to monitor critical system information based on the device's modes of operation. The ADC is allowed to operate if either the  $V_{VAC}$ - $V_{VAC}$  or VBAT- $V_{REGN}$  is valid. The ADC\_EN bit provides the ability to enable and disable the ADC to conserve power. The ADC\_RATE bit allows continuous conversion or one-shot behavior. After a one-shot conversion finishes, the ADC\_EN bit is cleared, and must be re-asserted to start a new conversion.

The ADC\_SAMPLE bits control the resolution and sample speed of the ADC. By default, ADC channels will be converted in one-shot or continuous conversion mode unless disabled in the ADC Function Disable register. If an ADC parameter is disabled by setting the corresponding bit, then the read-back value in the corresponding register will be from the last valid ADC conversion or the default POR value (all zeros if no conversions have taken place). If an ADC parameter is disabled in the middle of an ADC measurement cycle, the device will finish the conversion of that parameter, but will not convert the parameter starting the next conversion cycle. If all channels are disabled in one-shot conversion mode, the ADC\_EN bit is cleared.

The ADC\_DONE\_STAT and ADC\_DONE\_FLAG bits signal when a conversion is complete in one-shot mode only. This event produces an INT pulse, which can be masked with ADC\_DONE\_MASK. During continuous



conversion mode, the ADC\_DONE\_STAT bit has no meaning and will be '0'. The ADC\_DONE\_FLAG bit will remain unchanged in continuous conversion mode.

ADC conversion operates independently of the faults present in the device. ADC conversion will continue even after a fault has occurred (such as one that causes the power stage to be disabled), and the host must set ADC\_EN = '0' to disable the ADC. ADC readings are only valid for DC states and not for transients. When host writes ADC\_EN = 0, the ADC stops immediately, and ADC measurement values correspond to last valid ADC reading.

If the host wants to exit ADC more gracefully, it is possible to do either of the following:

- 1. Write ADC\_RATE to one-shot, and the ADC will stop at the end of a complete cycle of conversions, or
- 2. Disable all ADC conversion channels, and the ADC will stop at the end of the current measurement.

When system load is powered from the battery (input source is removed, or device in HIZ mode), enabling the ADC automatically powers up REGN and increases the quiescent current. To keep the battery leakage low, it is recommended to duty cycle or completely disable the ADC.

### 8.3.8 Status Outputs (PG, STAT1, STAT2, and INT)

#### 8.3.8.1 Power Good Indicator (PG)

The PG\_STAT bit goes HIGH and the  $\overline{PG}$  pin pulls LOW to indicate a good input source when a valid VAC voltage is detected. The  $\overline{PG}$  pin can drive an LED. All conditions must be met to indicate power good:

- 1.  $V_{VAC_OK} < V_{VAC} < V_{VAC_INT_OV}$
- 2.  $V_{ACUV} > V_{REF_ACUV}$
- 3. V<sub>ACOV</sub> < V<sub>REF</sub> <sub>ACOV</sub>
- 4. Device not in HIZ mode

The PG pin can be disabled via the DIS\_PG\_PIN bit. When disabled, this pin can be controlled to pull LOW using the FORCE\_STAT3\_ON bit.

#### 8.3.8.2 Charging Status Indicator (STAT1, STAT2 Pins)

The device indicates charging state on the open drain STAT1 and STAT2 pins. The STAT1, STAT2 pins can drive LEDs.

CHARGING STATE	STAT1	STAT2		
Charge in progress (including recharge)	ON	OFF		
Charge done (or float charging when EN_3_STAGE_CHARGE= 1)	OFF	ON		
Charging fault detected (TS out of range, safety timer fault, etc.)	ON	ON		
Charge disabled (EN_CHG = 0, or $\overline{CE}$ pin high)	OFF	OFF		

#### 表 8-6. STAT1, STAT2 Pin State

The STAT1, STAT2 pin function can be disabled via the DIS\_STAT\_PINS bit. When disabled, these pins can be controlled to independently pull LOW using the FORCE\_STAT1\_ON and FORCE\_STAT2\_ON bits. The STAT pins are not affected by the Reverse mode and remain OFF during this mode.

#### 8.3.8.3 Interrupt to Host (INT)

In some applications, the host does not always monitor the charger operation. The INT pin notifies the system host on the device operation. By default, the following events will generate an active-low, 256-µs INT pulse.

- 1. Valid input source conditions detected (see conditions for PG pin)
- 2. Valid input source conditions removed (see conditions for  $\overline{PG}$  pin)
- 3. Entering IAC\_DPM regulation through register or ILIM\_HIZ pin
- 4. Entering VAC\_DPM regulation through register or ACUV pin
- 5. I<sup>2</sup>C Watchdog timer expired
- 6. Charger status changes state (CHARGE\_STAT value change), including Charge Complete



- 7. TS\_STAT changes state (TS\_STAT value change)
- 8. Junction temperature shutdown (TSHUT)
- 9. Battery overvoltage detected (BATOVP)
- 10. Charge safety timer expired (including pre-charge or CV timer expiration)
- 11. A rising edge on any of the \*\_STAT bits

Each one of these INT sources can be masked off to prevent INT pulses from being sent out when they occur. Three bits exist for each one of these events:

- The STAT bit holds the current status of each INT source
- The FLAG bit holds information on which source produced an INT, regardless of the current status
- The MASK bit is used to prevent the device from sending out INT for each particular event

When one of the above conditions occurs (a rising edge on any of the \*\_STAT bits), the device sends out an INT pulse and keeps track of which source generated the INT via the FLAG registers. The FLAG register bits are automatically reset to zero after the host reads them, and a new edge on STAT bit is required to re-assert the FLAG.




图 8-7. INT Generation Behavior Example

#### 8.3.9 Protections

The device closely monitors the input and battery voltage, as well as switching FET currents for safe switchmode operation.

#### 8.3.9.1 Voltage and Current Monitoring

#### 8.3.9.1.1 VAC Over-voltage Protection (VAC\_OVP)

In order to protect downstream devices on the system rail, the input over-voltage threshold can be programed with the ACOV pin as  $V_{VACOV} = V_{REF\_ACOV}$  (refer to  $\ddagger 8.3.3.1$ ). The device also features an internal over-voltage protection preset at  $V_{VAC\_INT\_OV}$ . When the input voltage rises above the lower of these two thresholds, the device disables the charger. During input over-voltage, an INT pulse is asserted to signal the host, and the VAC\\_OV\\_STAT, and \_FLAG bits are set. Additionally, the PG\_STAT bit is cleared and the PG pin pulls HIGH. The device automatically resumes charging operation when the over-voltage condition goes away.



#### 8.3.9.1.2 VAC Under-voltage Protection (VAC\_UVP)

In order to maintain a minimum operating voltage on the system rail, the input under-voltage threshold can be programed with the ACUV pin as  $V_{VACUV} = V_{REF\_ACUV}$  (refer to  $\ddagger 8.3.3.1$ ). The device also features an internal under-voltage protection preset at  $V_{VAC\_OK}$ . When the input voltage falls below the higher of these two thresholds, the device disables the charger. During input under-voltage, an INT pulse is asserted to signal the host, and the VAC\\_UV\\_STAT, and \_FLAG bits are set. Additionally, the PG\_STAT bit is cleared and the PG pin pulls HIGH. The device automatically resumes charging operation when the under-voltage condition goes away.

#### 8.3.9.1.3 Battery Over-voltage Protection (BAT\_OVP)

The device protects against battery over-charge using the BAT\_OVP comparator. When the FB voltage exceeds  $V_{BAT_OV}$ , the converters stops switching immediately and prevents the high-side FETs to turn on until the battery feedback voltage falls below  $V_{BAT_OVZ}$ . This allows one-cycle response to an overvoltage condition, such as occurs when the load is removed or the battery is disconnected. During the BAT\_OVP event, the  $I_{BAT_LOAD}$  turns on and sinks current from SRN to GND, allowing for the discharge of stored energy in the output capacitors. BAT\_OVP also suspends the safety timer, top-off timer, and CV timer.

#### 8.3.9.1.4 Battery Over-current Protection (BAT\_OCP)

The device protects the battery against over-current condition using the BAT\_OCP comparator. The device monitors the charge current and prevents the current from exceeding  $V_{ICHG_OC}$  over  $R_{BAT_SNS}$ . If  $V_{ICHG_OC}$  threshold is reached, the device stops charging and attempts to restart after one second.

#### 8.3.9.1.5 Reverse Mode Over-voltage Protection (REV\_OVP)

While operating the converter in reverse mode, the device monitors the reverse voltage,  $V_{VAC}$ . When  $V_{VAC}$  rises above regulation target and exceeds  $V_{REV_OVP}$ , the device stops switching, and waits for the voltage to fall below the threshold to resume switching. An INT pulse is asserted to the host.

#### 8.3.9.1.6 Reverse Mode Under-voltage Protection (REV\_UVP)

While operating the converter in reverse mode, the device monitors the reverse voltage,  $V_{VAC}$ . When  $V_{VAC}$  falls below the undervoltage threshold (programmable via SYSREV\_UV register bit), the device stops switching, clears the EN\_REV bit, and exits Reverse mode. During the over-voltage event duration, the REVERSE\_STAT bit is cleared and the REVERSE\_FLAG bit is set to indicate a fault in reverse mode. An INT pulse is also asserted to the host

#### 8.3.9.1.7 DRV\_SUP Under-voltage and Over-voltage Protection (DRV\_OKZ)

The DRV\_SUP pin must maintain a valid voltage between DRV\_UVP and DRV\_OVP for proper operation of the switching power converter stage. This is true both in charging mode and in reverse mode.

When DRV\_SUP pin voltage falls below DRV\_UVP threshold, the switching converter stops operation, an INT pulse is asserted to signal the host, the DRV\_OKZ\_STAT, and DRV\_OKZ\_FLAG bits are set to signal the fault. Additionally, the STAT1 and STAT2 pins will change to reflect the charger function is disabled.

When DRV\_SUP pin voltage rises above DRV\_OVP threshold, the switching converter stops operation, an INT pulse is asserted to signal the host, the DRV\_OKZ\_STAT, and DRV\_OKZ\_FLAG bit are set to signal the fault. Additionally the STAT1 and STAT2 pins will change to reflect the charger function is disabled.

When the DRV pin returns to normal operating range, the device automatically resumes switching in either charging or reverse mode as configured before the fault.

#### 8.3.9.1.8 REGN Under-voltage Protection (REGN\_OKZ)

The REGN pin is driven by an internal regulator, and must maintain a voltage above REGN\_OKZ for proper device operation. This is true both in charging mode and in reverse mode, and for the ADC to function in battery only mode.

If the internal regulator is overloaded externally, the pin voltage may drop. When REGN falls below REGN\_OKZ threshold, the switching converter stops operation. Additionally, the STAT1 and STAT2 pins will change to reflect



the charger function is disabled. When the fault is removed, the REGN voltage recovers automatically and switching resumes in either charging or reverse mode as configured before the fault.

#### 8.3.9.2 Thermal Shutdown (TSHUT)

The device has thermal shutdown to turn off the converter when IC surface temperature exceeds TSHUT. The fault register bits TSHUT\_STAT and TSHUT\_FLAG are set and an INT pulse is asserted to the host. The converter turns back on when IC temperature is below TSHUT\_HYS. Note that TSHUT protection is active both in charging and reverse mode of operation.

#### 8.3.10 Serial Interface

The device uses I<sup>2</sup>C compatible interface for flexible charging parameter programming and instantaneous device status reporting. I<sup>2</sup>C is a bi-directional 2-wire serial interface. Only two open-drain bus lines are required: a serial data line (SDA), and a serial clock line (SCL). Devices can be considered as controllers or targets when performing data transfers. A controller is a device which initiates a data transfer on the bus and generates the clock signals to permit that transfer. At that time, any device addressed is considered a target.

The device operates as a target device with address 0x6B, receiving control inputs from the controller device like a micro-controller or digital signal processor through the registers defined in the Register Map. Registers read outside those defined in the map, return 0xFF. The I<sup>2</sup>C interface supports standard mode (up to 100 kbits/s), fast mode (up to 400 kbits/s), and fast mode plus (up to 1 Mbit/s). When the bus is free, both lines are HIGH. The SDA and SCL pins are open drain and must be connected to the positive supply voltage via a current source or pull-up resistor.

**System Note:** All 16-bit registers are defined as Little Endian, with the most-significant byte allocated to the higher address. 16-bit register writes must be done sequentially and are recommended to be programmed using multi-write approach described in the  $\ddagger 8.3.10.7$ .

#### 8.3.10.1 Data Validity

The data on the SDA line must be stable during the HIGH period of the clock. The HIGH or LOW state of the data line can only change when the clock signal on SCL line is LOW. One clock pulse is generated for each data bit transferred.




图 8-8. Bit Transfers on the I<sup>2</sup>C Bus

#### 8.3.10.2 START and STOP Conditions

All transactions begin with a START (S) and are terminated with a STOP (P). A HIGH to LOW transition on the SDA line while SCL is HIGH defines a START condition. A LOW to HIGH transition on the SDA line when the SCL is HIGH defines a STOP condition.

START and STOP conditions are always generated by the controller. The bus is considered busy after the START condition, and free after the STOP condition. When timeout condition is met, for example START condition is active for more than 2 seconds and there is no STOP condition triggered, the charger I<sup>2</sup>C communication will automatically reset and communication lines are free for another transmission.






图 8-9. START and STOP Conditions on the I<sup>2</sup>C Bus

# 8.3.10.3 Byte Format

Every byte on the SDA line must be 8 bits long. The number of bytes to be transmitted per transfer is unrestricted. Each byte has to be followed by an ACKNOWLEDGE (ACK) bit. Data is transferred with the Most Significant Bit (MSB) first. If a target cannot receive or transmit another complete byte of data until it has performed some other function, it can hold the SCL line low to force the controller into a wait state (clock stretching). Data transfer then continues when the target is ready for another byte of data and releases the SCL line.




图 8-10. Data Transfer on the I<sup>2</sup>C Bus

# 8.3.10.4 Acknowledge (ACK) and Not Acknowledge (NACK)

The ACK signaling takes place after byte. The ACK bit allows the target to signal the controller that the byte was successfully received and another byte may be sent. All clock pulses, including the acknowledge 9<sup>th</sup> clock pulse, are generated by the controller.

The controller releases the SDA line during the acknowledge clock pulse so the target can pull the SDA line LOW and it remains stable LOW during the HIGH period of this 9<sup>th</sup> clock pulse.

A NACK is signaled when the SDA line remains HIGH during the 9<sup>th</sup> clock pulse. The controller can then generate either a STOP to abort the transfer or a repeated START to start a new transfer.

# 8.3.10.5 Target Address and Data Direction Bit

After the START signal, a target address is sent. This address is 7 bits long, followed by the 8 bit as a data direction bit (bit R/ $\overline{W}$ ). A zero indicates a transmission (WRITE) and a one indicates a request for data (READ). The device 7-bit address is defined as 1101 011' (0x6B) by default.





图 8-11. Complete Data Transfer on the I<sup>2</sup>C Bus



### 8.3.10.6 Single Write and Read

S Target Addr 0 ACK Reg Addr ACK Data to Addr	1 1		1
	ACK	Р	Р

# 图 8-12. Single Write




## 图 8-13. Single Read


If the register address is not defined, the charger IC sends back NACK and returns to the idle state.

## 8.3.10.7 Multi-Write and Multi-Read

The charger device supports multi-read and multi-write of all registers.



### 图 8-14. Multi-Write



### 图 8-15. Multi-Read

# 8.4 Device Functional Modes

# 8.4.1 Host Mode and Default Mode

The device is a host controlled charger, but it can operate in default mode without host management. In default mode, the device can be used as an autonomous charger with no host or while host is in sleep mode. When the charger is in default mode, WD\_STAT bit becomes HIGH, WD\_FLAG is set to 1, and a INT is asserted low to alert the host (unless masked by WD\_MASK). The WD\_FLAG bit would read as a '1' upon the first read and then '0' upon subsequent reads. When the charger is in host mode, WD\_STAT bit is LOW.




After power-on-reset, the device starts in default mode with watchdog timer expired. All the registers are in the default settings.

In default mode, the device keeps charging the battery with default 2-hour pre-charging safety timer and the 12-hour fast charging safety timer. At the end of the 2-hour or 12-hour timer expiration, the charging is stopped if termination has not been detected.

A write to any I<sup>2</sup>C register transitions the charger from default mode to host mode, and initiates the watchdog timer. All the device parameters can be programmed by the host. To keep the device in host mode, the host has to reset the watchdog timer by writing 1 to WD\_RST bit before the watchdog timer expires (WD\_STAT bit is set), or disable watchdog timer by setting WATCHDOG bits = 00.

When the watchdog timer is expired, the device returns to default mode and select registers are reset to default values as detailed in the Register Map section. The Watchdog timer will be reset on any write if the watchdog timer has expired. When watchdog timer expires, WD\_STAT and WD\_FLAG is set to 1, and /INT is asserted low to alert the host (unless masked by WD\_MASK).



# 图 8-16. Watchdog Timer Flow Chart

# 8.4.2 Register Bit Reset

Beside the register reset by the watchdog timer in the default mode, the register and the timer could be reset to the default value by writing the REG\_RST bit to 1. The register bits which can be reset by the REG\_RST bit, are noted in the Register Map section. After the register reset, the REG\_RST bit will go back from 1 to 0 automatically.



# 8.5 BQ25756 Registers

 $\frac{1}{8}$  8-7 lists the memory-mapped registers for the BQ25756 registers. All register offset addresses not listed in  $\frac{1}{8}$  8-7 should be considered as reserved locations and the register contents should not be modified.

Address	Acronym	表 8-7. BQ25756 Registers Register Name	Section
0x0	REG0x00 Charge Voltage Limit	Charge Voltage Limit	Go
0x0	REG0x02_Charge_Current_Limit	Charge Current Limit	Go
0x2	REG0x06 Input Current DPM Limit	Input Current DPM Limit	Go
0x8	REG0x08 Input Voltage DPM Limit	Input Voltage DPM Limit	Go
0x0 0xA	REG0x0A Reverse Mode Input Current	, ,	Go
	_Limit	·	
0xC	REG0x0C_Reverse_Mode_Input_Voltage _Limit	Reverse Mode Input Voltage Limit	Go
0x10	REG0x10_Precharge_Current_Limit	Precharge Current Limit	Go
0x12	REG0x12_Termination_Current_Limit	Termination Current Limit	Go
0x14	REG0x14_Precharge_and_Termination_ Control	Precharge and Termination Control	Go
0x15	REG0x15_Timer_Control	Timer Control	Go
0x16	REG0x16_Three-Stage_Charge_Control	Three-Stage Charge Control	Go
0x17	REG0x17_Charger_Control	Charger Control	Go
0x18	REG0x18_Pin_Control	Pin Control	Go
0x19	REG0x19_Power_Path_and_Reverse_M ode_Control	Power Path and Reverse Mode Control	Go
0x1A	REG0x1A_MPPT_Control	MPPT Control	Go
0x1B	REG0x1B_TS_Charging_Threshold_Cont rol	TS Charging Threshold Control	Go
0x1C	REG0x1C_TS_Charging_Region_Behavi or_Control	TS Charging Region Behavior Control	Go
0x1D	REG0x1D_TS_Reverse_Mode_Threshold _Control	TS Reverse Mode Threshold Control	Go
0x1E	REG0x1E_Reverse_Undervoltage_Contr ol	Reverse Undervoltage Control	Go
0x1F	REG0x1F_VAC_Max_Power_Point_Dete cted	VAC Max Power Point Detected	Go
0x21	REG0x21_Charger_Status_1	Charger Status 1	Go
0x22	REG0x22_Charger_Status_2	Charger Status 2	Go
0x23	REG0x23_Charger_Status_3	Charger Status 3	Go
0x24	REG0x24_Fault_Status	Fault Status	Go
0x25	REG0x25_Charger_Flag_1	Charger Flag 1	Go
0x26	REG0x26_Charger_Flag_2	Charger Flag 2	Go
0x27	REG0x27_Fault_Flag	Fault Flag	Go
0x28	REG0x28_Charger_Mask_1	Charger Mask 1	Go
0x29	REG0x29_Charger_Mask_2	Charger Mask 2	Go
0x2A	REG0x2A_Fault_Mask	Fault Mask	Go
0x2B	REG0x2B_ADC_Control	ADC Control	Go
0x2C	REG0x2C_ADC_Channel_Control	ADC Channel Control	Go
0x2D	REG0x2D_IAC_ADC	IAC ADC	Go
0x2F	REG0x2F_IBAT_ADC	IBAT ADC	Go
0x31	REG0x31_VAC_ADC	VAC ADC	Go

Copyright © 2023 Texas Instruments Incorporated

#### 表 8-7. BQ25756 Registers (continued)

Address	Acronym	Register Name	Section
0x33	REG0x33_VBAT_ADC	VBAT ADC	Go
0x37	REG0x37_TS_ADC	TS ADC	Go
0x39	REG0x39_VFB_ADC	VFB ADC	Go
0x3B	REG0x3B_Gate_Driver_Strength_Control	Gate Driver Strength Control	Go
0x3C	REG0x3C_Gate_Driver_Dead_Time_Con trol	Gate Driver Dead Time Control	Go
0x3D	REG0x3D_Part_Information	Part Information	Go
0x62	REG0x62_Reverse_Mode_Battery_Disch arge_Current	Reverse Mode Battery Discharge Current	Go

Complex bit access types are encoded to fit into small table cells.  $\frac{1}{5}$  8-8 shows the codes that are used for access types in this section.

Access Type	Code	Description							
Read Type									
R	R	Read							
Write Type	Write Type								
W	W	Write							
Reset or Default Value									
-n		Value after reset or the default value							

#### 表 8-8. BQ25756 Access Type Codes

### 8.5.1 REG0x00\_Charge\_Voltage\_Limit Register (Address = 0x0) [Reset = 0x0010]

REG0x00\_Charge\_Voltage\_Limit is shown in 表 8-9.

Return to the Summary Table.

I2C REG0x01=[15:8], I2C REG0x00=[7:0]

#### 表 8-9. REG0x00\_Charge\_Voltage\_Limit Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
15:5	RESERVED	R	0x0		Reserved
4:0	VFB_REG	R/W	0x10	Reset by: REG_RESET	FB Voltage Regulation Limit: POR: 1536mV (10h) Range: 1504mV-1566mV (0h-1Fh) Bit Step: 2mV Offset: 1504mV

### 8.5.2 REG0x02\_Charge\_Current\_Limit Register (Address = 0x2) [Reset = 0x0640]

REG0x02\_Charge\_Current\_Limit is shown in 表 8-10.

Return to the Summary Table.

I2C REG0x03=[15:8], I2C REG0x02=[7:0]

### 表 8-10. REG0x02\_Charge\_Current\_Limit Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
15:11	RESERVED	R	0x0		Reserved

Copyright © 2023 Texas Instruments Incorporated



## 表 8-10. REG0x02\_Charge\_Current\_Limit Register Field Descriptions (continued)

Bit	Field	Туре	Reset	Notes	Description
10:2	ICHG_REG	R/W	0x190	Reset by: REG_RESET WATCHDOG	Fast Charge Current Regulation Limit with 5mΩ RBAT_SNS: Actual charge current is the lower of ICHG_REG and ICHG pin POR: 20000mA (190h) Range: 400mA-20000mA (8h-190h) Clamped Low Clamped High Bit Step: 50mA
1:0	RESERVED	R	0x0		Reserved

# 8.5.3 REG0x06\_Input\_Current\_DPM\_Limit Register (Address = 0x6) [Reset = 0x0640]

REG0x06\_Input\_Current\_DPM\_Limit is shown in 表 8-11.

Return to the Summary Table.

I2C REG0x07=[15:8], I2C REG0x06=[7:0]

## 表 8-11. REG0x06\_Input\_Current\_DPM\_Limit Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
15:11	RESERVED	R	0x0		Reserved
10:2	IAC_DPM	R/W	0x190	Reset by: REG_RESET	Input Current DPM Regulation Limit with 5mΩ RAC_SNS: Actual input current limit is the lower of IAC_DPM and ILIM_HIZ pin POR: 20000mA (190h) Range: 400mA-20000mA (8h-190h) Clamped Low Clamped High Bit Step: 50mA
1:0	RESERVED	R	0x0		Reserved

# 8.5.4 REG0x08\_Input\_Voltage\_DPM\_Limit Register (Address = 0x8) [Reset = 0x0348]

REG0x08\_Input\_Voltage\_DPM\_Limit is shown in 表 8-12.

Return to the Summary Table.

I2C REG0x09=[15:8], I2C REG0x08=[7:0]

# 表 8-12. REG0x08\_Input\_Voltage\_DPM\_Limit Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
15:14	RESERVED	R	0x0		Reserved
13:2	VAC_DPM	R/W	0xD2	Reset by: REG_RESET	Input Voltage Regulation Limit: Note if EN_MPPT = 1, the Full Sweep method will use this limit as the lower search window for Full Panel Sweep POR: 4200mV (D2h) Range: 4200mV-65000mV (D2h-CB2h) Clamped Low Clamped High Bit Step: 20mV
1:0	RESERVED	R	0x0		Reserved



# 8.5.5 REG0x0A\_Reverse\_Mode\_Input\_Current\_Limit Register (Address = 0xA) [Reset = 0x0640]

REG0x0A\_Reverse\_Mode\_Input\_Current\_Limit is shown in 表 8-13.

Return to the Summary Table.

I2C REG0x0B=[15:8], I2C REG0x0A=[7:0]

#### 表 8-13. REG0x0A\_Reverse\_Mode\_Input\_Current\_Limit Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
15:11	RESERVED	R	0x0		Reserved
10:2	IAC_REV	R/W	0x190	Reset by: REG_RESET	Input Current Regulation in Reverse Mode with 5mΩ RAC_SNS: POR: 20000mA (190h) Range: 400mA-20000mA (8h-190h) Clamped Low Clamped High Bit Step: 50mA
1:0	RESERVED	R	0x0		Reserved

## 8.5.6 REG0x0C\_Reverse\_Mode\_Input\_Voltage\_Limit Register (Address = 0xC) [Reset = 0x03E8]

REG0x0C\_Reverse\_Mode\_Input\_Voltage\_Limit is shown in 表 8-14.

Return to the Summary Table.

I2C REG0x0D=[15:8], I2C REG0x0C=[7:0]

## 表 8-14. REG0x0C\_Reverse\_Mode\_Input\_Voltage\_Limit Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
15:14	RESERVED	R	0x0		Reserved
13:2	VAC_REV	R/W	0xFA	Reset by: REG_RESET	VAC Voltage Regulation in Reverse Mode: POR: 5000mV (FAh) Range: 3300mV-65000mV (A5h-CB2h) Clamped Low Clamped High Bit Step: 20mV
1:0	RESERVED	R	0x0		Reserved

# 8.5.7 REG0x10\_Precharge\_Current\_Limit Register (Address = 0x10) [Reset = 0x0140]

REG0x10\_Precharge\_Current\_Limit is shown in 表 8-15.

Return to the Summary Table.

I2C REG0x11=[15:8], I2C REG0x10=[7:0]

### 表 8-15. REG0x10\_Precharge\_Current\_Limit Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
15:10	RESERVED	R	0x0		Reserved
9:2	IPRECHG	R/W	0x50	Actual pre-charge current is the lower of IPRECHG and ICHG pin Reset by: REG_RESET	Pre-charge current regulation limit with 5mΩ RBAT_SNS: POR: 4000mA (50h) Range: 250mA-10000mA (5h-C8h) Clamped Low Clamped High Bit Step: 50mA
1:0	RESERVED	R	0x0		Reserved



# 8.5.8 REG0x12\_Termination\_Current\_Limit Register (Address = 0x12) [Reset = 0x00A0]

REG0x12\_Termination\_Current\_Limit is shown in 表 8-16.

Return to the Summary Table.

I2C REG0x13=[15:8], I2C REG0x12=[7:0]

### 表 8-16. REG0x12\_Termination\_Current\_Limit Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
15:10	RESERVED	R	0x0		Reserved
9:2	ITERM	R/W	0x28	Actual termination current is the lower of ITERM and ICHG pin if both functions enabled Reset by: REG_RESET	Termination Current Threshold with 5mΩ RBAT_SNS: POR: 2000mA (28h) Range: 250mA-10000mA (5h-C8h) Clamped Low Clamped High Bit Step: 50mA
1:0	RESERVED	R	0x0		Reserved

# 8.5.9 REG0x14\_Precharge\_and\_Termination\_Control Register (Address = 0x14) [Reset = 0x0F]

REG0x14\_Precharge\_and\_Termination\_Control is shown in 表 8-17.

Return to the Summary Table.

#### 表 8-17. REG0x14\_Precharge\_and\_Termination\_Control Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
7:4	RESERVED	R	0x0		Reserved
3	EN_TERM	R/W	0x1	Reset by: REG_RESET	Enable termination control 0b = Disable 1b = Enable
2:1	VBAT_LOWV	R/W	0x3	Reset by: REG_RESET	Battery threshold for PRECHG to FASTCHG transition, as percentage of VFB_REG: 00b = 30% x VFB_REG 01b = 55% x VFB_REG 10b = 66.7% x VFB_REG 11b = 71.4% x VFB_REG
0	EN_PRECHG	R/W	0x1	Reset by: REG_RESET	Enable pre-charge and trickle charge functions: 0b = Disable 1b = Enable

# 8.5.10 REG0x15\_Timer\_Control Register (Address = 0x15) [Reset = 0x1D]

REG0x15\_Timer\_Control is shown in 表 8-18.

Return to the Summary Table.

#### 表 8-18. REG0x15\_Timer\_Control Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
7:6	TOPOFF_TMR	R/W	0x0	Reset by: REG_RESET	Top-off timer control: 00b = Disable 01b = 15 mins 10b = 30 mins 11b = 45 mins



	表 8-18. REG0x15_Timer_Control Register Field Descriptions (continued)									
Bit	Field	Туре	Reset	Notes	Description					
5:4	WATCHDOG	R/W	0x1	Reset by: REG_RESET	Watchdog timer control: 00b = Disable 01b = 40s 10b = 80s 11b = 160s					
3	EN_CHG_TMR	R/W	0x1	Reset by: REG_RESET WATCHDOG	Enable charge safety timer: 0b = Disable 1b = Enable					
2:1	CHG_TMR	R/W	0x2	Reset by: REG_RESET	Charge safety timer setting: 00b = 5hr 01b = 8hr 10b = 12hr 11b = 24hr					
0	EN_TMR2X	R/W	0x1	Reset by: REG_RESET	Charge safety timer speed in DPM: 0b = Timer always counts normally 1b = Timer slowed by 2x during input DPM					

# 表 8-18. REG0x15\_Timer\_Control Register Field Descriptions (continued)

# 8.5.11 REG0x16\_Three-Stage\_Charge\_Control Register (Address = 0x16) [Reset = 0x00]

REG0x16\_Three-Stage\_Charge\_Control is shown in 表 8-19.

Return to the Summary Table.

### 表 8-19. REG0x16\_Three-Stage\_Charge\_Control Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
7:6	RESERVED	R	0x0		Reserved
5	RESERVED	R	0x0		Reserved
4	RESERVED	R	0x0		Reserved
3:0	CV_TMR	R/W	0x0	Reset by: REG_RESET WATCHDOG	CV timer setting: 0000b = disable 0001b = 1hr 0010b = 2hr = 1110b = 14hr 1111b = 15hr

# 8.5.12 REG0x17\_Charger\_Control Register (Address = 0x17) [Reset = 0xC9]

REG0x17\_Charger\_Control is shown in 表 8-20.

Return to the Summary Table.

# 表 8-20. REG0x17\_Charger\_Control Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
7:6	VRECHG	R/W	0x3	Reset by: REG_RESET	Battery auto-recharge threshold, as percentage of VFB_REG:
					00b = 93.0% x VFB_REG 01b = 94.3% x VFB_REG 10b = 95.2% x VFB_REG 11b = 97.6% x VFB_REG
5	WD_RST	R/W	0x0	Reset by: REG_RESET	l2C Watchdog timer reset control: 0b = Normal 1b = Reset (bit goes back to 0 after timer reset)



	表 8-20. REG0x17_Charger_Control Register Field Descriptions (continued)									
Bit	Field	Туре	Reset	Notes	Description					
4	DIS_CE_PIN	R/W	0x0	Reset by: REG_RESET	/CE pin function disable: 0b = /CE pin enabled 1b = /CE pin disabled					
3	EN_CHG_BIT_RES ET_BEHAVIOR	R/W	0x1	Reset by: REG_RESET	Controls the EN_CHG bit behavior when WATCHDOG expires: 0b = EN_CHG bit resets to 0 1b = EN_CHG bit resets to 1					
2	EN_HIZ	R/W	0x0	Reset by: REG_RESET WATCHDOG Adapter Plug In	HIZ mode enable: 0b = Disable 1b = Enable					
1	EN_IBAT_LOAD	R/W	0x0	Sinks current from SRN to GND. Recommend to disable IBAT ADC (IBAT_ADC_DIS = 1) while this bit is active. Reset by: REG_RESET WATCHDOG	Battery Load (IBAT_LOAD) Enable: 0b = Disabled 1b = Enabled					
0	EN_CHG	R/W	0x1	Reset by: REG_RESET WATCHDOG	Charge enable control: 0b = Disable 1b = Enable					

# 表 8-20. REG0x17\_Charger\_Control Register Field Descriptions (continued)

# 8.5.13 REG0x18\_Pin\_Control Register (Address = 0x18) [Reset = 0xC0]

REG0x18\_Pin\_Control is shown in 表 8-21.

Return to the Summary Table.

## 表 8-21. REG0x18\_Pin\_Control Register Field Descriptions

	1				
Bit	Field	Туре	Reset	Notes	Description
7	EN_ICHG_PIN	R/W	0x1	Reset by: REG_RESET WATCHDOG	ICHG pin function enable: 0b = ICHG pin disabled 1b = ICHG pin enabled
6	EN_ILIM_HIZ_PIN	R/W	0x1	Reset by: REG_RESET WATCHDOG	ILIM_HIZ pin function enable: 0b = ILIM_HIZ pin disabled 1b = ILIM_HIZ pin enabled
5	DIS_PG_PIN	R/W	0x0	Reset by: REG_RESET	PG pin function disable: 0b = PG pin enabled 1b = PG pin disabled
4	DIS_STAT_PINS	R/W	0x0	Reset by: REG_RESET	STAT1, STAT2 pin function disable: 0b = STAT pins enabled 1b = STAT pins disabled
3	FORCE_STAT4_ON	R/W	0x0	Reset by: REG_RESET	CE_STAT4 pin override: Can only be forced on if DIS_CE_PIN = 1 0b = CE_STAT4 open-drain off 1b = CE_STAT4 pulls LOW
2	FORCE_STAT3_ON	R/W	0x0	Reset by: REG_RESET	PG_STAT3 pin override: Can only be forced on if DIS_PG_PIN = 1 0b = PG_STAT3 open-drain off 1b = PG_STAT3 pulls LOW

Bit	Field	Туре	Reset	Notes	Description			
1	FORCE_STAT2_ON	R/W	0x0	Reset by: REG_RESET	STAT2 pin override: Can only be forced on if DIS_STAT_PINS = 1 0b = STAT2 open-drain off 1b = STAT2 pulls LOW			
0	FORCE_STAT1_ON	R/W	0x0	Reset by: REG_RESET	STAT1 pin override: Can only be forced on if DIS_STAT_PINS = 1 0b = STAT1 open-drain off 1b = STAT1 pulls LOW			

# 表 8-21. REG0x18\_Pin\_Control Register Field Descriptions (continued)

# 8.5.14 REG0x19\_Power\_Path\_and\_Reverse\_Mode\_Control Register (Address = 0x19) [Reset = 0x20]

REG0x19\_Power\_Path\_and\_Reverse\_Mode\_Control is shown in 表 8-22.

Return to the Summary Table.

# 表 8-22. REG0x19\_Power\_Path\_and\_Reverse\_Mode\_Control Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
7	REG_RST	R/W	0x0	Reset by: REG_RESET	Register reset to default values: 0b = Not reset 1b = Reset (bit goes back to 0 after register reset)
6	EN_IAC_LOAD	R/W	0x0	Reset by: REG_RESET WATCHDOG	VAC Load (IAC_LOAD) Enable: 0b = Disabled 1b = Enabled
5	EN_PFM	R/W	0x1	It is recommended to disable PFM when ITERM < 2A Reset by: REG_RESET	Enable PFM mode in light-load: Note this bit is reset upon a valid SYNC signal detection on FSW_SYNC pin. Host can set this bit back to 1 to force PFM operation even with a valid SYNC input 0b = Disable (Fixed-frequency DCM operation) 1b = Enable (PFM operation)
4	RESERVED	R	0x0		Reserved
3	RESERVED	R	0x0		Reserved
2	RESERVED	R	0x0		Reserved
1	RESERVED	R	0x0		Reserved
0	EN_REV	R/W	0x0	Reset by: REG_RESET WATCHDOG Adapter Plug In	Reverse Mode control: 0b = Disable 1b = Enable

# 8.5.15 REG0x1A\_MPPT\_Control Register (Address = 0x1A) [Reset = 0x20]

REG0x1A\_MPPT\_Control is shown in 表 8-23.

Return to the Summary Table.

### 表 8-23. REG0x1A\_MPPT\_Control Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
7	FORCE_SWEEP	R/W	0x0	REG_RESET	Force Full Panel Sweep and reset MPPT timers: 0b = Normal 1b = Start Full Panel Sweep (bit goes back to 0 after Full Panel Sweep complete)



# 表 8-23. REG0x1A\_MPPT\_Control Register Field Descriptions (continued)

Bit	Field	Туре	Reset	Notes	Description
6:5	P_AND_O_TMR	R/W	0x1	Reset by: REG_RESET	Perturb and Observe timer control: 00b = Disable Perturb & Observe 01b = 0.5s 10b = 1s 11b = 10s
4:3	RESERVED	R	0x0		Reserved
2:1	FULL_SWEEP_TMR	R/W	0x0	Reset by: REG_RESET	Full Panel Sweep timer control: 00b = 3 min 01b = 10 min 10b = 15 min 11b = 20 min
0	EN_MPPT	R/W	0x0	When MPPT is enabled, the ADC is controlled by the device, writes to REG2A are ignored Reset by: REG_RESET	MPPT algorithm control: 0b = Disable MPPT 1b = Enable MPPT

# 8.5.16 REG0x1B\_TS\_Charging\_Threshold\_Control Register (Address = 0x1B) [Reset = 0x96]

REG0x1B\_TS\_Charging\_Threshold\_Control is shown in 表 8-24.

Return to the Summary Table.

# 表 8-24. REG0x1B\_TS\_Charging\_Threshold\_Control Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
7:6	TS_T5	R/W	0x2	Reset by: REG_RESET	TS T5 (HOT) threshold control: 00b = 41.2% (50C) 01b = 37.7% (55C) 10b = 34.375% (60C) 11b = 31.25% (65C)
5:4	TS_T3	R/W	0x1	Reset by: REG_RESET	JEITA TS T3 (WARM) threshold control: 00b = 48.4% (40C) 01b = 44.8% (45C) 10b = 41.2% (50C) 11b = 37.7% (55C)
3:2	TS_T2	R/W	0x1	Reset by: REG_RESET	JEITA TS T2 (COOL) threshold control: 00b = 71.1% (5C) 01b = 68.4% (10C) 10b = 65.5% (15C) 11b = 62.4% (20C)
1:0	TS_T1	R/W	0x2	Reset by: REG_RESET	TS T1 (COLD) threshold control: 00b = 77.15% (-10C) 01b = 75.32% (-5C) 10b = 73.25% (0C) 11b = 71.1% (5C)

# 8.5.17 REG0x1C\_TS\_Charging\_Region\_Behavior\_Control Register (Address = 0x1C) [Reset = 0x57]

REG0x1C\_TS\_Charging\_Region\_Behavior\_Control is shown in 表 8-25.

Return to the Summary Table.

	表 8-25. REG0x	<u>1C_TS_C</u>	harging_	_Region_Behavior_Co	ontrol Register Field Descriptions
Bit	Field	Туре	Reset	Notes	Description
7	RESERVED	R	0x0		Reserved
6:5	JEITA_VSET	R/W	0x2	Reset by: REG_RESET	JEITA Warm (T3 < TS < T5) regulation voltage setting, as percentage of VFB_REG:
					00b = Charge Suspend 01b = 94.3% x VFB_REG 10b = 97.6% x VFB_REG 11b = 100% x VFB_REG
4	JEITA_ISETH	R/W	0x1	Reset by: REG_RESET	JEITA Warm (T3 < TS < T5) regulation current setting, as percentage of ICHG_REG:
					0b = 40% x ICHG_REG 1b = 100% x ICHG_REG
3:2	JEITA_ISETC	R/W	0x1	Reset by: REG_RESET	JEITA Cool (T1 < TS < T2) regulation current setting, as percentage of ICHG_REG:
					00b = Charge Suspend 01b = 20% x ICHG_REG 10b = 40% x ICHG_REG 11b = 100% x ICHG_REG
1	EN_JEITA	R/W	0x1	EN_VREG_TEMP_COMP and EN_JEITA cannot be set to 1 at the same time. Reset by: REG_RESET	JEITA profile control: 0b = Disabled (COLD/HOT control only) 1b = Enabled (COLD/COOL/WARM/HOT control)
0	EN_TS	R/W	0x1	Reset by: REG_RESET	TS pin function control (applies to forward charging and reverse discharging modes):
					0b = Disabled (ignore TS pin) 1b = Enabled

# 表 8-25. REG0x1C\_TS\_Charging\_Region\_Behavior\_Control Register Field Descriptions

# 8.5.18 REG0x1D\_TS\_Reverse\_Mode\_Threshold\_Control Register (Address = 0x1D) [Reset = 0x40]

REG0x1D\_TS\_Reverse\_Mode\_Threshold\_Control is shown in  $\frac{1}{8}$  8-26.

Return to the Summary Table.

## 表 8-26. REG0x1D\_TS\_Reverse\_Mode\_Threshold\_Control Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
7:6	внот	R/W		Reset by: REG_RESET	Reverse Mode TS HOT temperature threshold control: 00b = 37.7% (55C) 01b = 34.2% (60C) 10b = 31.25%(65C) 11b = Disable
5	BCOLD	R/W	0x0	Reset by: REG_RESET	Reverse Mode TS COLD temperature threshold control: 0b = 77.15% (-10C) 1b = 80% (-20C)
4:0	RESERVED	R	0x0		Reserved

# 8.5.19 REG0x1E\_Reverse\_Undervoltage\_Control Register (Address = 0x1E) [Reset = 0x00]

REG0x1E\_Reverse\_Undervoltage\_Control is shown in 表 8-27.

Return to the Summary Table.

BQ25756 ZHCSOK3 – AUGUST 2023



#### 表 8-27. REG0x1E\_Reverse\_Undervoltage\_Control Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
7	RESERVED	R	0x0		Reserved
6	RESERVED	R	0x0		Reserved
5	SYSREV_UV	R/W	0x0	Reset by: REG_RESET	Reverse Mode System UVP: 0b = 80% of VSYS_REV target 1b = Fixed at 3.3V
4	RESERVED	R	0x0		Reserved
3	RESERVED	R	0x0		Reserved
2	RESERVED	R	0x0		Reserved
1	RESERVED	R	0x0		Reserved
0	RESERVED	R	0x0		Reserved

# 8.5.20 REG0x1F\_VAC\_Max\_Power\_Point\_Detected Register (Address = 0x1F) [Reset = 0x0000]

REG0x1F\_VAC\_Max\_Power\_Point\_Detected is shown in 表 8-28.

Return to the Summary Table.

I2C REG0x20=[15:8], I2C REG0x1F=[7:0]

### 表 8-28. REG0x1F\_VAC\_Max\_Power\_Point\_Detected Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
15:14	RESERVED	R	0x0		Reserved
13:2	VAC_MPP	R	0x0		Input Voltage for Max Power Point detected: POR: 0mV (0h) Range: 0mV-60000mV (0h-BB8h) Clamped High Bit Step: 20mV
1:0	RESERVED	R	0x0		Reserved

# 8.5.21 REG0x21\_Charger\_Status\_1 Register (Address = 0x21) [Reset = 0x00]

REG0x21\_Charger\_Status\_1 is shown in 表 8-29.

Return to the Summary Table.

# 表 8-29. REG0x21\_Charger\_Status\_1 Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
7	ADC_DONE_STAT	R	0x0		ADC conversion status (in one-shot mode only):
					0b = Conversion not complete 1b = Conversion complete
6	IAC_DPM_STAT	R	0x0		Input Current regulation status:
					0b = Normal 1b = In Input Current regulation (ILIM pin or IAC_DPM)
5	VAC_DPM_STAT	R	0x0		Input Voltage regulation status:
					0b = Normal 1b = In Input Voltage regulation (VAC_DPM or VSYS_REV)
4	RESERVED	R	0x0		Reserved
3	WD_STAT	R	0x0		I2C Watchdog timer status:
					0b = Normal 1b = WD timer expired



## 表 8-29. REG0x21\_Charger\_Status\_1 Register Field Descriptions (continued)

Bit	Field	Туре	Reset	Notes	Description
2:0	CHARGE_STAT	R	0x0		Charge cycle status: 000b = Not charging 001b = Trickle Charge (VBAT < VBAT_SHORT) 010b = Pre-Charge (VBAT < VBAT_LOWV) 011b = Fast Charge (CC mode) 100b = Taper Charge (CV mode)
					101b = Reserved 110b = Top-off Timer Charge 111b = Charge Termination Done

# 8.5.22 REG0x22\_Charger\_Status\_2 Register (Address = 0x22) [Reset = 0x00]

REG0x22\_Charger\_Status\_2 is shown in 表 8-30.

Return to the Summary Table.

# 表 8-30. REG0x22\_Charger\_Status\_2 Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
7	PG_STAT	R	0x0		Input Power Good status:
					0b = Not Power Good 1b = Power Good
6:4	TS_STAT	R	0x0		TS (Battery NTC) status:
					000b = Normal 001b = TS Warm 010b = TS Cool 011b = TS Cold 100b = TS Hot
3:2	RESERVED	R	0x0		Reserved
1:0	MPPT_STAT	R	0x0		Max Power Point Tracking Algorithm status: 00b = MPPT Disabled 01b = MPPT Enabled, But Not Running 10b = Full Panel Sweep In Progress 11b = Max Power Voltage Detected

# 8.5.23 REG0x23\_Charger\_Status\_3 Register (Address = 0x23) [Reset = 0x00]

REG0x23\_Charger\_Status\_3 is shown in 表 8-31.

Return to the Summary Table.

## 表 8-31. REG0x23\_Charger\_Status\_3 Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
7:6	RESERVED	R	0x0		Reserved
5:4	FSW_SYNC_STAT	R	0x0		FSW_SYNC pin status: 00b = Normal, no external clock detected 01b = Valid ext. clock detected 10b = Pin fault (frequency out-of-range) 11b = Reserved
3	CV_TMR_STAT	R	0x0		CV Timer status: 0b = Normal 1b = CV Timer Expired
2	REVERSE_STAT	R	0x0		Converter Reverse Mode status: 0b = Reverse Mode off 1b = Reverse Mode On

BQ25756 ZHCSOK3 – AUGUST 2023



## 表 8-31. REG0x23\_Charger\_Status\_3 Register Field Descriptions (continued)

E	Bit	Field	Туре	Reset	Notes	Description
	1	RESERVED	R	0x0		Reserved
	0	RESERVED	R	0x0		Reserved

# 8.5.24 REG0x24\_Fault\_Status Register (Address = 0x24) [Reset = 0x00]

REG0x24\_Fault\_Status is shown in 表 8-32.

# Return to the Summary Table.

#### 表 8-32. REG0x24\_Fault\_Status Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
7	VAC_UV_STAT	R	0x0		Input under-voltage status:
					0b = Input Normal 1b = Device in Input under-voltage protection
6	VAC_OV_STAT	R	0x0		Input over-voltage status:
					0b = Input Normal 1b = Device in Input over-voltage protection
5	IBAT_OCP_STAT	R	0x0		Battery over-current status:
					0b = Battery current normal 1b = Battery over-current detected
4	VBAT_OV_STAT	R	0x0		Battery over-voltage status:
					0b = Normal 1b = Device in Battery over-voltage protection
3	TSHUT_STAT	R	0x0		Thermal shutdown status:
					0b = Normal 1b = Device in thermal shutdown protection
2	CHG_TMR_STAT	R	0x0		Charge safety timer status:
					0b = Normal 1b = Charge safety timer expired
1	DRV_OKZ_STAT	R	0x0	In battery-only mode with	DRV_SUP pin voltage status:
				ADC disabled, this bit always reads '1'	0b = Normal 1b = DRV_SUP pin voltage is out of valid range
0	RESERVED	R	0x0		Reserved

# 8.5.25 REG0x25\_Charger\_Flag\_1 Register (Address = 0x25) [Reset = 0x00]

REG0x25\_Charger\_Flag\_1 is shown in 表 8-33.

Return to the Summary Table.

## 表 8-33. REG0x25\_Charger\_Flag\_1 Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
7	ADC_DONE_FLAG	R	0x0		ADC conversion INT flag (in one-shot mode only): Note: always reads 0 in continuous mode Access: R (ClearOnRead) 0b = Conversion not complete
6	IAC_DPM_FLAG	R	0x0		1b = Conversion complete         Input Current regulation INT flag:         Access: R (ClearOnRead)         0b = Normal         1b = Device entered Input Current regulation



Bit	Field	Туре	Reset	Notes	Description
5	VAC_DPM_FLAG	R	0x0		Input Voltage regulation INT flag:
					Access: R (ClearOnRead) 0b = Normal 1b = Device entered Input Voltage regulation
4	RESERVED	R	0x0		Reserved
3	WD_FLAG	R	0x0		I2C Watchdog timer INT flag:
					Access: R (ClearOnRead) 0b = Normal 1b = WD_STAT rising edge detected
2	RESERVED	R	0x0		Reserved
1	CV_TMR_FLAG	R	0x0		CV timer INT flag:
					Access: R (ClearOnRead) 0b = Normal 1b = CV timer expired rising edge detected
0	CHARGE_FLAG	R	0x0		Charge cycle INT flag:
					Access: R (ClearOnRead) 0b = Not charging 1b = CHARGE_STAT[2:0] bits changed (transition to any state)

## 表 8-33. REG0x25\_Charger\_Flag\_1 Register Field Descriptions (continued)

# 8.5.26 REG0x26\_Charger\_Flag\_2 Register (Address = 0x26) [Reset = 0x00]

REG0x26\_Charger\_Flag\_2 is shown in 表 8-34.

Return to the Summary Table.

## 表 8-34. REG0x26\_Charger\_Flag\_2 Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
7	PG_FLAG	R	0x0		Input Power Good INT flag:
					Access: R (ClearOnRead) 0b = Normal
					1b = PG signal toggle detected
6	RESERVED	R	0x0		Reserved
5	RESERVED	R	0x0		Reserved
4	TS_FLAG	R	0x0		TS (Battery NTC) INT flag:
					Access: R (ClearOnRead) 0b = Normal 1b = TS_STAT[2:0] bits changed (transitioned to any state)
3	REVERSE_FLAG	R	0x0		Reverse Mode INT flag:
					Access: R (ClearOnRead) 0b = Normal 1b = Reverse Mode toggle detected
2	RESERVED	R	0x0		Reserved
1	FSW_SYNC_FLAG	R	0x0		FSW_SYNC pin signal INT flag:
					Access: R (ClearOnRead) 0b = Normal
					1b = FSW_SYNC status changed



# 表 8-34. REG0x26\_Charger\_Flag\_2 Register Field Descriptions (continued)

В	it	Field	Туре	Reset	Notes	Description
C	)	MPPT_FLAG	R	0x0		Max Power Point Tracking INT flag:
						Access: R (ClearOnRead) 0b = Normal 1b = MPPT_STAT[1:0] bits changed (transitioned to any state)

# 8.5.27 REG0x27\_Fault\_Flag Register (Address = 0x27) [Reset = 0x00]

REG0x27\_Fault\_Flag is shown in 表 8-35.

Return to the Summary Table.

# 表 8-35. REG0x27\_Fault\_Flag Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
7	VAC_UV_FLAG	R	0x0		Input under-voltage INT flag:
					Access: R (ClearOnRead) 0b = Normal 1b = Entered input under-voltage fault
6	VAC_OV_FLAG	R	0x0		Input over-voltage INT flag:
					Access: R (ClearOnRead) 0b = Normal 1b = Entered Input over-voltage fault
5	IBAT_OCP_FLAG	R	0x0		Battery over-current INT flag:
					Access: R (ClearOnRead) 0b = Normal 1b = Entered Battery over-current fault
4	VBAT_OV_FLAG	R	0x0		Battery over-voltage INT flag:
					Access: R (ClearOnRead) 0b = Normal 1b = Entered battery over-voltage fault
3	TSHUT_FLAG	R	0x0		Thermal shutdown INT flag:
					Access: R (ClearOnRead) 0b = Normal 1b = Entered TSHUT fault
2	CHG_TMR_FLAG	R	0x0		Charge safety timer INT flag:
					Access: R (ClearOnRead) 0b = Normal 1b = Charge Safety timer expired rising edge detected
1	DRV_OKZ_FLAG	R	0x0		DRV_SUP pin voltage INT flag:
					Access: R (ClearOnRead) 0b = Normal 1b = DRV_SUP pin fault detected
0	RESERVED	R	0x0		Reserved

# 8.5.28 REG0x28\_Charger\_Mask\_1 Register (Address = 0x28) [Reset = 0x00]

REG0x28\_Charger\_Mask\_1 is shown in 表 8-36.

Return to the Summary Table.



D'4	表 8-36. REG0x28_Charger_Mask_1 Register Field Descriptions Bit Field Type Reset Notes Description									
Bit	Field	Туре	Reset	Notes	Description					
7	ADC_DONE_MASK	R/W	0x0	Reset by:	ADC conversion INT mask (in one-shot mode only):					
				REG_RESET	0b = ADC_DONE produces INT pulse 1b = ADC_DONE does not produce INT pulse					
6	IAC_DPM_MASK	R/W	0x0	Reset by:	Input Current regulation INT mask:					
				REG_RESET	0b = IAC_DPM_FLAG produces INT pulse 1b = IAC_DPM_FLAG does not produce INT pulse					
5	VAC_DPM_MASK	R/W	0x0	Reset by:	Input Voltage regulation INT mask:					
				REG_RESET	0b = VAC_DPM_FLAG produces INT pulse 1b = VAC_DPM_FLAG does not produce INT pulse					
4	RESERVED	R	0x0		Reserved					
3	WD_MASK	R/W 0x0	0x0	Reset by:	I2C Watchdog timer INT mask:					
				REG_RESET	0b = WD expiration produces INT pulse 1b = WD expiration does not produce INT pulse					
2	RESERVED	R	0x0		Reserved					
1	CV_TMR_MASK	R/W	0x0	Reset by:	CV timer INT mask:					
			REG_RESET	0b = CV Timer expired rising edge produces INT pulse 1b = CV Timer expired rising edge does not produce INT pulse						
0	CHARGE_MASK	R/W	0x0	Reset by:	Charge cycle INT mask:					
				REG_RESET	0b = CHARGE_STAT change produces INT pulse 1b = CHARGE_STAT change does not produces INT pulse					

# 表 8-36. REG0x28 Charger Mask 1 Register Field Descriptions

# 8.5.29 REG0x29\_Charger\_Mask\_2 Register (Address = 0x29) [Reset = 0x00]

REG0x29\_Charger\_Mask\_2 is shown in 表 8-37.

Return to the Summary Table.

# 表 8-37. REG0x29\_Charger\_Mask\_2 Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
7	PG_MASK	R/W	0x0	Reset by:	Input Power Good INT mask:
				REG_RESET	0b = PG toggle produces INT pulse 1b = PG toggle does not produce INT pulse
6	RESERVED	R	0x0		Reserved
5	RESERVED	R	0x0		Reserved
4	TS_MASK	R/W	0x0	Reset by:	TS (Battery NTC) INT mask:
				REG_RESET	0b = TS_STAT change produces INT pulse 1b = TS_STAT change does not produce INT pulse
3	REVERSE_MASK	R/W	0x0	Reset by: REG_RESET	Reverse Mode INT mask: 0b = REVERSE_STAT toggle produces INT pulse 1b = REVERSE_STAT toggle does no produce INT
2	RESERVED	R	0x0		pulse Reserved
Z					
1	FSW_SYNC_MASK	R/W	0x0	Reset by: REG_RESET	FSW_SYNC pin signal INT mask: 0b = FSW_SYNC status change produces INT pulse 1b = FSW_SYNC status change does not produce INT pulse



## 表 8-37. REG0x29\_Charger\_Mask\_2 Register Field Descriptions (continued)

Bit	Field	Туре	Reset	Notes	Description
0	MPPT_MASK	R/W	0x0	Reset by: REG_RESET	Max Power Point Tracking INT mask: 0b = MPPT_STAT rising edge produces INT pulse 1b = MPPT_STAT rising edge does no produce INT pulse

# 8.5.30 REG0x2A\_Fault\_Mask Register (Address = 0x2A) [Reset = 0x00]

REG0x2A\_Fault\_Mask is shown in 表 8-38.

Return to the Summary Table.

## 表 8-38. REG0x2A\_Fault\_Mask Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
7	VAC_UV_MASK	R/W	0x0	Reset by: REG_RESET	Input under-voltage INT mask: 0b = Input under-voltage event produces INT pulse 1b = Input under-voltage event does not produce INT pulse
6	VAC_OV_MASK	R/W	0x0	Reset by: REG_RESET	Input over-voltage INT mask: 0b = Input over-voltage event produces INT pulse 1b = Input over-voltage event does not produce INT pulse
5	IBAT_OCP_MASK	R/W	0x0	Reset by: REG_RESET	Battery over-current INT mask: 0b = Battery over-current event produces INT pulse 1b = Battery over-current event does not produce INT pulse
4	VBAT_OV_MASK	R/W	0x0	Reset by: REG_RESET	Battery over-voltage INT mask: 0b = Battery over-voltage event produces INT pulse 1b = Battery over-voltage event does not produce INT pulse
3	TSHUT_MASK	R/W	0x0	Reset by: REG_RESET	Thermal shutdown INT mask: 0b = TSHUT event produces INT pulse 1b = TSHUT event does not produce INT pulse
2	CHG_TMR_MASK	R/W	0x0	Reset by: REG_RESET	Charge safety timer INT mask: 0b = Timer expired rising edge produces INT pulse 1b = Timer expired rising edge does not produce INT pulse
1	DRV_OKZ_MASK	R/W	0x0	Reset by: REG_RESET	DRV_SUP pin voltage INT mask: 0b = DRV_SUP pin fault produces INT pulse 1b = DRV_SUP pin fault does not produce INT pulse
0	RESERVED	R	0x0		Reserved

# 8.5.31 REG0x2B\_ADC\_Control Register (Address = 0x2B) [Reset = 0x60]

REG0x2B\_ADC\_Control is shown in 表 8-39.

Return to the Summary Table.



	表 8-39. REG0x2B_ADC_Control Register Field Descriptions								
Bit	Field	Туре	Reset	Notes	Description				
7	ADC_EN	R/W	0x0	When EN_VREG_TEMP_COMP = 1, the ADC will be automatically enabled, regardless of the status of ADC_EN Reset by: REG_RESET WATCHDOG	ADC control: 0b = Disable ADC 1b = Enable ADC				
6	ADC_RATE	R/W	0x1	Reset by: REG_RESET	ADC conversion rate control: 0b = Continuous conversion 1b = One-shot conversion				
5:4	ADC_SAMPLE	R/W	0x2	Reset by: REG_RESET	ADC sample speed: 00b = 15 bit effective resolution 01b = 14 bit effective resolution 10b = 13 bit effective resolution 11b = Reserved				
3	ADC_AVG	R/W	0x0	Reset by: REG_RESET	ADC average control: 0b = Single value 1b = Running average				
2	ADC_AVG_INIT	R/W	0x0	Reset by: REG_RESET	ADC average initial value control: 0b = Start average using existing register value 1b = Start average using new ADC conversion				
1:0	RESERVED	R	0x0		Reserved				

# 8.5.32 REG0x2C\_ADC\_Channel\_Control Register (Address = 0x2C) [Reset = 0x0A]

REG0x2C\_ADC\_Channel\_Control is shown in 表 8-40.

Return to the Summary Table.

## 表 8-40. REG0x2C\_ADC\_Channel\_Control Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
7	IAC_ADC_DIS	R/W	0x0	Reset by: REG_RESET	IAC ADC control 0b = Enable 1b = Disable
6	IBAT_ADC_DIS	R/W	0x0	Recommend to disable IBAT ADC channel when EN_IBAT_LOAD bit is 1 Reset by: REG_RESET	IBAT ADC control 0b = Enable 1b = Disable
5	VAC_ADC_DIS	R/W	0x0	Reset by: REG_RESET	VAC ADC control 0b = Enable 1b = Disable
4	VBAT_ADC_DIS	R/W	0x0	Reset by: REG_RESET	VBAT ADC control 0b = Enable 1b = Disable
3	RESERVED	R	0x0		Reserved
2	TS_ADC_DIS	R/W	0x0	Reset by: REG_RESET	TS ADC control 0b = Enable 1b = Disable

Copyright © 2023 Texas Instruments Incorporated



## 表 8-40. REG0x2C\_ADC\_Channel\_Control Register Field Descriptions (continued)

Bit	Field	Туре	Reset	Notes	Description
1	VFB_ADC_DIS	R/W	0x1	Reset by: REG_RESET	VFB ADC control Recommend to disable this channel when charging is enabled
					0b = Enable 1b = Disable
0	RESERVED	R	0x0		Reserved

# 8.5.33 REG0x2D\_IAC\_ADC Register (Address = 0x2D) [Reset = 0x0000]

REG0x2D\_IAC\_ADC is shown in 表 8-41.

Return to the Summary Table.

I2C REG0x2E=[15:8], I2C REG0x2D=[7:0]

### 表 8-41. REG0x2D\_IAC\_ADC Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description			
15:0	IAC_ADC	R	0x0		IAC ADC reading with 5mΩ RAC_SNS: Reported as 2s complement			
					POR: 0mA(0h) Format: 2s Complement Range: -20000mA - 20000mA (9E58h-61A8h) Clamped Low Clamped High Bit Step: 0.8mA			

# 8.5.34 REG0x2F\_IBAT\_ADC Register (Address = 0x2F) [Reset = 0x0000]

REG0x2F\_IBAT\_ADC is shown in 表 8-42.

Return to the Summary Table.

I2C REG0x30=[15:8], I2C REG0x2F=[7:0]

### 表 8-42. REG0x2F\_IBAT\_ADC Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
15:0	IBAT_ADC	R	0x0		IBAT ADC reading with $5m\Omega$ RBAT_SNS: Reported as 2s complement
					POR: 0mA (0h) Format: 2s Complement Range: -20000mA-20000mA (D8F0h-2710h) Clamped Low Clamped High Bit Step: 2mA

# 8.5.35 REG0x31\_VAC\_ADC Register (Address = 0x31) [Reset = 0x0000]

REG0x31\_VAC\_ADC is shown in 表 8-43.

Return to the Summary Table.

I2C REG0x32=[15:8], I2C REG0x31=[7:0]



表 8-43. REG0x31_VAC_ADC Register Field Descriptions					
Bit	Field	Туре	Reset	Notes	Description
15:0	VAC_ADC	R	0x0		VAC ADC reading: Reported as unsigned integer POR: 0mV (0h) Format: 2s Complement Range: 0mV-65534mV (0h-7FFFh) Clamped Low Bit Step: 2mV

# 表 8-43. REG0x31\_VAC\_ADC Register Field Descriptions

# 8.5.36 REG0x33\_VBAT\_ADC Register (Address = 0x33) [Reset = 0x0000]

REG0x33\_VBAT\_ADC is shown in 表 8-44.

Return to the Summary Table.

I2C REG0x34=[15:8], I2C REG0x33=[7:0]

### 表 8-44. REG0x33\_VBAT\_ADC Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
15:0	VBAT_ADC	R	0x0		VBAT ADC reading: Reported as unsigned integer POR: 0mV (0h) Format: 2s Complement Range: 0mV-65534mV (0h-7FFFh) Clamped Low Bit Step: 2mV

# 8.5.37 REG0x37\_TS\_ADC Register (Address = 0x37) [Reset = 0x0000]

REG0x37\_TS\_ADC is shown in 表 8-45.

Return to the Summary Table.

I2C REG0x38=[15:8], I2C REG0x37=[7:0]

## 表 8-45. REG0x37\_TS\_ADC Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
15:0	TS_ADC	R	0x0		TS ADC reading as percentage of REGN: Reported as unsigned integer
					POR: 0%(0h) Range: 0% - 99.90234375% (0h-3FFh) Clamped High Bit Step: 0.09765625%

# 8.5.38 REG0x39\_VFB\_ADC Register (Address = 0x39) [Reset = 0x0000]

REG0x39\_VFB\_ADC is shown in 表 8-46.

Return to the Summary Table.

I2C REG0x3A=[15:8], I2C REG0x39=[7:0]

## 表 8-46. REG0x39\_VFB\_ADC Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description	
15:0	VFB_ADC	R	0x0		VFB ADC reading:	
					POR: 0mV (0h) Range: 0mV-2047mV (0h-7FFh) Clamped High Bit Step: 1mV	

# 8.5.39 REG0x3B\_Gate\_Driver\_Strength\_Control Register (Address = 0x3B) [Reset = 0x00]

REG0x3B\_Gate\_Driver\_Strength\_Control is shown in 表 8-47.

Return to the Summary Table.

## 表 8-47. REG0x3B\_Gate\_Driver\_Strength\_Control Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
7:6	BOOST_HS_DRV	R/W	0x0	Reset by: REG_RESET	Boost High Side FET Gate Driver Strength: 00b = Fastest 01b = Faster 10b = Slower 11b = Slowest
5:4	BUCK_HS_DRV	R/W	0x0	Reset by: REG_RESET	Buck High Side FET Gate Driver Strength: 00b = Fastest 01b = Faster 10b = Slower 11b = Slowest
3:2	BOOST_LS_DRV	R/W	0x0	Reset by: REG_RESET	Boost Low Side FET Gate Driver Strength: 00b = Fastest 01b = Faster 10b = Slower 11b = Slowest
1:0	BUCK_LS_DRV	R/W	0x0	Reset by: REG_RESET	Buck Low Side FET Gate Driver Strength: 00b = Fastest 01b = Faster 10b = Slower 11b = Slowest

# 8.5.40 REG0x3C\_Gate\_Driver\_Dead\_Time\_Control Register (Address = 0x3C) [Reset = 0x00]

REG0x3C\_Gate\_Driver\_Dead\_Time\_Control is shown in 表 8-48.

Return to the Summary Table.

# 表 8-48. REG0x3C\_Gate\_Driver\_Dead\_Time\_Control Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
7:4	RESERVED	R	0x0		Reserved
3:2	BOOST_DEAD_TIM E	R/W	0x0	Reset by: REG_RESET	Boost Side FETs Dead Time Control: 00b = 45ns 01b = 75ns 10b = 105ns 11b = 135ns
1:0	BUCK_DEAD_TIME	R/W	0x0	Reset by: REG_RESET	Buck Side FETs Dead Time Control: 00b = 45ns 01b = 75ns 10b = 105ns 11b = 135ns



# 8.5.41 REG0x3D\_Part\_Information Register (Address = 0x3D) [Reset = 0x12]

REG0x3D\_Part\_Information is shown in 表 8-49.

Return to the Summary Table.

Bit	Field	Туре	Reset	Notes	Description
7	RESERVED	R	0x0		Reserved
6:3	PART_NUM	R	0x2		Part Number: 010 - BQ25756
2:0	DEV_REV	R	0x2		Device Revision:

#### 表 8-49. REG0x3D Part Information Register Field Descriptions

#### 8.5.42 REG0x62\_Reverse\_Mode\_Battery\_Discharge\_Current Register (Address = 0x62) [Reset = 0x02]

REG0x62\_Reverse\_Mode\_Battery\_Discharge\_Current is shown in 表 8-50.

Return to the Summary Table.

#### 表 8-50. REG0x62\_Reverse\_Mode\_Battery\_Discharge\_Current Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
7:6	IBAT_REV	R/W	0x0	Reset by: REG_RESET	Reverse mode battery discharge current limit: 00b = 20A 01b = 15A 10b = 10A 11b = 5A
5:2	RESERVED	R	0x0		Reserved
1	EN_CONV_FAST_T RANSIENT	R/W	0x1	Reset by: REG_RESET	Enable converter fast transient response in reverse mode only - 0b = Disable 1b = Enable
0	RESERVED	R	0x0		Reserved



# **9** Application and Implementation

备注

以下应用部分中的信息不属于 TI 器件规格的范围,TI 不担保其准确性和完整性。TI 的客 户应负责确定 器件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。

## 9.1 Application Information

## 9.2 Typical Applications

#### 9.2.1 Typical Application

The device can be configured as a solar charger using the MPPT Control register (REG1A). When the input source falls outside the VAC operating window programmed through ACUV and ACOV, the device automatically stops switching. B 9-1 shows a typical schematic when using the device as a solar charging from either single 18-V panel or two panels in series up-to 36 Vin. The charging parameters and MPPT search window are programmed via the I<sup>2</sup>C registers.




图 9-1. BQ25756: Solar Charging with Autonomous MPPT Algorithm to Charge 4s Battery with Maximum 15-A Charge Current

A 3-1. Neconiniended Fait Numbers.						
COMPONENT	VALUE	RECOMMENDED PART NUMBER				
Q1, Q2, Q3, Q4	60 V, 3.1 mΩ	AONS66614				
L1	10 μH, 12 mΩ	IHLP6767GZ-01				

#### 表 9-1. Recommended Part Numbers:



## 9.2.1.1 Design Requirements

For this design example, use the parameters shown in the table below.


PARAMETER	VALUE				
Input voltage operating range (V <sub>AC</sub> )	12 V to 48 V				
Input current limit (I <sub>AC</sub> )	Optimal current determined by MPPT				
Output current limit (I <sub>OUT</sub> )	15 A				
Battery charge voltage (V <sub>BAT_REG</sub> )	17.4 V				
Switching frequency	250 kHz				

#### 表 9-2. Design Parameters

### 9.2.1.2 Detailed Design Procedure

#### 9.2.1.2.1 ACUV / ACOV Input Voltage Operating Window Programming

The input voltage operating window is programmed by an ACUV / ACOV window with a resistor divider from VAC to GND. The top resistor, RAC1 is typically selected as 1,000 k $\Omega$  to minimize the input voltage leakage current. Assuming the desired trip-points for under-voltage and over-voltage protection are labeled V<sub>VACUVP</sub> and V<sub>VACOVP</sub>, the resistor divider required can be calculated as follows. The internal reference for the over-voltage threshold (VREF\_ACUV) is 1.2 V. The internal reference for the under-voltage threshold (VREF\_ACUV) is 1.1 V.





$$V_{VACOVP} = \frac{1.2V(1,000k\Omega + R_{AC2} + R_{AC3})}{R_{AC3}}$$
(8)

$$V_{VACUVP} = \frac{1.1V(1,000k\Omega + R_{AC2} + R_{AC3})}{R_{AC2} + R_{AC3}}$$
(9)

For the default device operating window of 4.2 V to 60 V, the ACUV can be pulled up directly to VAC, while the ACOV can be pulled directly to GND.

#### 9.2.1.2.2 Charge Voltage Selection

The battery regulation voltage is programmed using a resistor divider to the FB pin. The default internal voltage reference is 1.536 V, and can be changed via the VFB\_REG register bits. The top of the resistor divider is selected to be 249 k $\Omega$ .

### $R_{TOP} = 249 \text{ k}\Omega$

The bottom resistor can be calculated as:

$$R_{BOT} = R_{TOP} \times \frac{V_{FB}}{V_{BATREG} - V_{FB}} + R_{FBG}$$

### where

- V<sub>FB</sub> is the target feedback voltage programmed through I<sup>2</sup>C (default 1.536 V),
- V<sub>BATREG</sub> is the desired battery regulation target (16.8 V in this example)

(10)



•  $R_{FBG}$  is the internal FBG pull-down resistor (33  $\Omega$ )

## $R_{FB BOT}$ = 25.09 k $\Omega$ .

Choosing the nearest 0.1% resistor value, gives  $R_{FB_BOT} = 24.88 \text{ k}\Omega$ , for a nominal charge voltage of 16.89 V. Further fine-tuning of the regulation voltage can be achieved by changing the internal feedback reference. For example, to get the regulation voltage to exactly 16.8 V with the selected resistor divider, the internal voltage reference could be changed to 1.528 V via VFB REG.

It is recommended to use 0.1% accurate resistors to maximize the charge voltage accuracy.

#### 9.2.1.2.3 Switching Frequency Selection

The switching frequency is set by a resistor connected from the FSW\_SYNC pin to PGND. The RFSW resistor required to set the desired frequency is calculated using 523 or 33 or 33 or 33 selected to set  $f_{SW}$  = 250 kHz.

#### 9.2.1.2.4 Inductor Selection

Higher switching frequency allows the use of smaller inductor and capacitor values. Inductor saturation current should be higher than the inductor current ( $I_L$ ) plus half the ripple current ( $I_{RIPPLE}$ ):

$$I_{SAT} \ge I_L + \frac{1}{2}I_{RIPPLE} \tag{11}$$

The inductor ripple current in buck operation depends on input voltage ( $V_{AC}$ ), duty cycle ( $D_{BUCK} = V_{BAT}/V_{AC}$ ), switching frequency ( $f_{SW}$ ) and inductance (L):

$$I_{RIPPLE\_BUCK} = \frac{V_{AC} \times D_{BUCK} \times (1 - D_{BUCK})}{f_{SW} \times L}$$
(12)

During boost operation, the duty cycle is:  $D_{BOOST} = 1 - (V_{AC}/V_{BAT})$ . The inductor ripple current is:

$$I_{RIPPLE\_BOOST} = \frac{V_{AC} \times D_{BOOST}}{f_{SW} \times L}$$
(13)

The maximum inductor ripple current happens with D = 0.5 or close to 0.5. Ripple calculations should be analyzed for both forward and reverse operating modes if applicable.

Usually inductor ripple is designed in the range of (20 - 40%) maximum inductor current (in either forward or reverse mode) as a trade-off between inductor size and efficiency for a practical design.

### 9.2.1.2.5 Input (VAC) Capacitor

Input capacitor should have enough ripple current rating to absorb input switching ripple current. The worst case RMS ripple current is half of the output when duty cycle is 0.5 in forward buck mode, or reverse boost mode. If the converter does not operate at 50% duty cycle, then the worst case capacitor RMS current occurs where the duty cycle is closest to 50% and can be estimated by 方程式 14:

$$I_{CIN} = I_{CHG} \times \sqrt{D \times (1 - D)}$$
(14)

A combination of ceramic and bulk capacitors should be used to provide a short path for high di/dt current and to reduce the voltage ripple. Ceramic capacitors should be placed close to the switching half-bridge. Given total bulk input capacitance, it is recommended to distribute equally on either side of  $R_{AC_SNS}$ . The complete schematic is a good starting point for input capacitor for typical applications.

### 9.2.1.2.6 Output (VBAT) Capacitor

In forward boost mode or reverse buck mode, the output capacitor conducts high ripple current. The output capacitor RMS ripple current is given by where the minimum VAC corresponds to the maximum capacitor current.



$$I_{CBAT} = I_{BAT} \sqrt{\frac{V_{BAT}}{V_{AC}} - 1}$$
(15)

A 5-m $\Omega$  output capacitor ESR causes an output voltage ripple of 74 mV as given by:

$$\Delta V_{RIPPLE(ESR)} = I_{BAT} \times \frac{V_{BAT}}{V_{AC,min}} \times ESR$$
(16)

A 140-µF output capacitor causes a capacitive ripple voltage of 66 mV as given by:

$$\Delta V_{RIPPLE(CBAT)} = I_{BAT} \times \frac{\left(1 - \frac{V_{AC,min}}{V_{BAT}}\right)}{C_{BAT} \times f_{SW}}$$
(17)

A combination of ceramic and bulk capacitors should be used to provide low ESR and high ripple current capacity. Ceramic capacitors should be placed close to the switching half-bridge. Given total bulk output capacitance, it is recommended to distribute equally on either side of  $R_{BAT_SNS}$ . The complete schematic is a good starting point for  $C_{BAT}$  for typical applications.

### 9.2.1.2.7 Sense Resistor ( $R_{AC_SNS}$ and $R_{BAT_SNS}$ ) and Current Programming

The battery current sense resistor between SRP and SRN is fixed at 5 m $\Omega$ ; using a different value is not recommended. The input current sense resistor between ACP and ACN is typically 2 m $\Omega$ , but can be increased to achieve better accuracy at lower sensed currents. In USB-PD EPR applications, a 5-m $\Omega$  sense resistor is recommended to achieve programmability in 50 mA/step. In addition, if input current limit function is not desired, ACP and ACN may be shorted together. For both of these sense resistors, a filter network is recommended as shown in the Typical Application.

For both the input current and the output current, the limits may be programmed using the I<sup>2</sup>C interface or an external programming resistor on ILIM\_HIZ and ICHG pins, respectively.

PARAMETER	FORMULA	VALUE
Input Current Hardware Limit	Unused	Pull ILIM_HIZ pin to GND
Input Current Software Limit	Unused, set by MPPT	REG06 = 0x0640 (20 A with 5-m $\Omega$ R <sub>AC_SNS</sub> )
Output Current Hardware Limit	Unused	Pull ICHG pin to GND
Output Current Software Limit	ICHG = 15 A	REG02 = 0x04B0 (15 A)

The default input sense resistor ( $R_{AC\_SNS}$ ) is 2 m $\Omega$ , and the register allows for a range of up-to 50-A input current limit. If lower currents are desired, it is possible to use a higher resistor, such as 5 m $\Omega$ . In this case, the IAC\_DPM register value should be multiplied by a factor of 2/5 to program the correct current. For example, if a 5-m $\Omega$  R<sub>AC\_SNS</sub> is used, and the register is programmed to a value of 0x60, the true maximum current across the R<sub>AC\_SNS</sub> will be: 12A \* 2/5 = 4.8 A. Similarly, the K<sub>ILIM</sub> parameter used to set the ILIM\_HIZ pull-down resistor should be scaled by 2/5. For example, with a 5-m $\Omega$  R<sub>AC\_SNS</sub> resistor, a 6-A current limit would be achieved as: R<sub>ILIM</sub> = K<sub>ILIM</sub> \* (2/5) / 6A = 3.3 k $\Omega$ .

### 9.2.1.2.8 Power MOSFETs Selection

Four external N-channel MOSFETs are used for a synchronous switching buck-boost battery charger. The gate drivers are integrated into the IC with 5 V of gate drive voltage. An external gate drive voltage can be provided directly into the DRV\_SUP pin for increased efficiency.

Figure-of-merit (FOM) is usually used for selecting proper MOSFET based on a tradeoff between the conduction loss and switching loss. For the top side MOSFET, FOM is defined as the product of a MOSFET's on-resistance,  $R_{DS(ON)}$ , and the gate-to-drain charge,  $Q_{GD}$ . For the bottom side MOSFET, FOM is defined as the product of the MOSFET's on-resistance,  $R_{DS(ON)}$ , and the total gate charge,  $Q_{G}$ .

 $FOM_{top} = R_{DS(on)} \cdot Q_{GD}$ ;  $FOM_{bottom} = R_{DS(on)} \cdot Q_{G}$ 

(18)



(25)

The lower the FOM value, the lower the total power loss. Usually lower  $R_{DS(ON)}$  has higher cost with the same package size.

The top-side MOSFET loss includes conduction loss and switching loss. Taking buck mode operation as an example the power loss is a function of duty cycle ( $D=V_{OUT}/V_{IN}$ ), charging current ( $I_{CHG}$ ), MOSFET's onresistance ( $R_{DS(ON) top}$ ), input voltage ( $V_{IN}$ ), switching frequency ( $f_S$ ), turn-on time ( $t_{on}$ ) and turn-off time ( $t_{off}$ ):

$$P_{top} = P_{con\_top} + P_{sw\_top}$$
(19)  

$$P_{con\_top} = D \cdot I_{L\_RMS}^{2} \cdot R_{DS(on)\_top};$$
(20)  

$$I_{L\_RMS}^{2} = I_{L\_DC}^{2} + I_{ripple}^{2} / 12$$
(21)

- I<sub>L DC</sub> is the average inductor DC current;
- I<sub>ripple</sub> is the inductor current ripple peak-to-peak value;

$$P_{sw_{top}} = P_{IV_{top}} + P_{Qoss_{top}} + P_{Gate_{top}};$$
(22)

The first item  $P_{con\_top}$  represents the conduction loss which is straight forward. The second term  $P_{sw\_top}$  represents the multiple switching loss items in top MOSFET including voltage and current overlap losses ( $P_{IV\_top}$ ), MOSFET parasitic output capacitance loss ( $P_{Qoss\_top}$ ) and gate drive loss ( $P_{Gate\_top}$ ). To calculate voltage and current overlap losses ( $P_{IV\_top}$ ):

$$\mathsf{P}_{\mathsf{IV\_top}} = 0.5 \mathsf{x} \, \mathsf{V}_{\mathsf{IN}} \cdot \mathsf{I}_{\mathsf{valley}} \cdot \mathsf{t}_{\mathsf{on}} \cdot \mathsf{f}_{\mathsf{S}} + 0.5 \mathsf{x} \, \mathsf{V}_{\mathsf{IN}} \cdot \mathsf{I}_{\mathsf{peak}} \cdot \mathsf{t}_{\mathsf{off}} \cdot \mathsf{f}_{\mathsf{S}} \tag{23}$$

$$I_{valley} = I_{L_DC} - 0.5 \cdot I_{ripple}$$
(inductor current valley value); (24)

- I<sub>peak</sub> =I<sub>L\_DC</sub>+ 0.5 · I<sub>ripple</sub> (inductor current peak value);
- t<sub>on</sub> is the MOSFET turn-on time that V<sub>DS</sub> falling time from V<sub>IN</sub> to almost zero (MOSFET turn on conduction voltage);
- t<sub>off</sub> is the MOSFET turn-off time that I<sub>DS</sub> falling time from I<sub>peak</sub> to zero;

The MOSFET turn-on and turn-off times are given by:

$$t_{on} = \frac{Q_{SW}}{I_{on}}, \quad t_{off} = \frac{Q_{SW}}{I_{off}}$$
(26)

where  $Q_{sw}$  is the switching charge,  $I_{on}$  is the turn-on gate driving current, and  $I_{off}$  is the turn-off gate driving current. If the switching charge is not given in MOSFET datasheet, it can be estimated by gate-to-drain charge ( $Q_{GD}$ ) and gate-to-source charge ( $Q_{GS}$ ):

 $Q_{sw} = Q_{GD} + Q_{GS}$ (27)

Gate driving current can be estimated by REGN voltage ( $V_{REGN}$ ), MOSFET plateau voltage ( $V_{plt}$ ), total turn-on gate resistance ( $R_{on}$ ), and turn-off gate resistance ( $R_{off}$ ) of the gate driver:

$$I_{on} = \frac{V_{REGN} - V_{plt}}{R_{on}}, \quad I_{off} = \frac{V_{plt}}{R_{off}}$$
(28)

To calculate top MOSFET parasitic output capacitance loss (P<sub>Qoss top</sub>):

 $P_{Qoss\_top} = 0.5 \cdot V_{IN} \cdot Q_{oss} \cdot f_S$ 

•  $Q_{oss}$  is the MOSFET parasitic output charge which can be found in MOSFET datasheet. It is recommended to limit the total switch node capacitance  $C_{SW}$  (nF) < 160/VIN; for example, for a 60-V application, it is recommended to keep the total  $C_{SW}$  < 2.67 nF

To calculate top MOSFET gate drive loss (P<sub>Gate top</sub>):

(29)



 $P_{Gate top} = V_{IN} \cdot Q_{Gate_{top}} \cdot f_{S}$ 

- Q<sub>Gate top</sub> is the top MOSFET gate charge which can be found in MOSFET datasheet;
- Note here V<sub>IN</sub> is used instead of real gate drive voltage because the gate drive is generated based on LDO
- from V<sub>IN</sub>, the total gate drive related loss are all considered when V<sub>IN</sub> is used for gate drive loss calculation.
  Alternatively, gate drive voltage can be supplied directly by external high efficiency supply into the DRV\_SUP
  - pin. In this case, the power loss to drive the gates becomes:  $P_{Gate_{top}} = V_{DRV_{SUP}} \cdot Q_{Gate_{top}} \cdot f_{S}$

The bottom-side MOSFET loss also includes conduction loss and switching loss:

P <sub>bottom</sub> =P <sub>con_bottom</sub> +P <sub>sw_bottom</sub>	(31)
P <sub>con_bottom</sub> =(1 - D) · I <sub>L_RMS</sub> <sup>2</sup> · R <sub>DS(on)_bottom</sub> ;	(32)
Psw_bottom =P <sub>RR_bottom</sub> +P <sub>Dead_bottom</sub> +P <sub>Gate_bottom</sub> ;	(33)

The first item  $P_{con\_bottom}$  represents the conduction loss which is straight forward. The second term  $P_{sw\_bottom}$  represents the multiple switching loss items in bottom MOSFET including reverse recovery losses ( $P_{RR\_bottom}$ ), Dead time body diode conduction loss ( $P_{Dead\_bottom}$ ) and gate drive loss ( $P_{Gate\_bottom}$ ). The detail calculation can be found below:

$$P_{RR\_bottom} = V_{IN} \cdot Q_{rr} \cdot f_{S}$$
(34)

Q<sub>rr</sub> is the bottom MOSFET reverse recovery charge which can be found in MOSFET data sheet;

$$P_{\text{Dead\_bottom}} = V_{\text{F}} \cdot I_{\text{valley}} \cdot f_{\text{S}} \cdot t_{\text{dead\_rise}} + V_{\text{F}} \cdot I_{\text{peak}} \cdot f_{\text{S}} \cdot t_{\text{dead\_fall}}$$
(35)

- V<sub>F</sub> is the body diode forward conduction voltage drop;
- t<sub>dead rise</sub> is the SW rising edge deadtime between top and bottom MOSFETs which is around 40 ns;
- t<sub>dead\_fall</sub> is the SW falling edge deadtime between top and bottom MOSFETs which is around 30 ns;

P<sub>Gate bottom</sub> can follow the same method as top MOSFET gate drive loss calculation approach.

### 9.2.1.2.9 Converter Fast Transient Response

The device integrates all the loop compensation, thereby providing a high density solution with ease of use. For faster transient reponse in reverse operating mode, the EN\_CONV\_FAST\_TRANSIENT bit can be set to 1. If device is not used in reverse boost mode operation, this section can be disregarded.

When the converter is operating in boost mode, the non-continuous inductor current flow to the load results in a right-half plane (RHP) zero. The RHP zero location is:

$$RHPz = \frac{V_{IN, boost}}{I_{IN, boost}} \frac{1}{2\pi L}$$
(36)

For good phase margin, the unity gain bandwidth (UGBW) of the converter should be about 1/3 of the RHPz. The boost output capacitor ( $C_{load}$ ), and the converter transient parameters ( $R_1$ ,  $gm_1$ ) need to be scaled to move the location of the UGBW of the converter.

$$1 \approx \frac{Adiv \times gm_1(sR_1C_1+1)}{sC_1} \left[ \frac{V_i}{I_o \times 50m} \right] \left[ \frac{1}{1+s\frac{C_{load}R_{load}}{2}} \right]$$
(37)

The device adjusts *Adiv*,  $gm_1$  and  $R_1$  based on the output voltage and the EN\_CONV\_FAST\_TRANSIENT bit setting per the table below. During some boost case scenarios, the  $C_{load}$  needs to be adjusted to limit the converter bandwidth.

BQ25756 ZHCSOK3 – AUGUST 2023



Boost Output	Adiv	C <sub>1</sub>	EN_CONV_FAST_TRANSIENT = 0 E		EN_CONV_FAST	TRANSIENT = 1
Voltage			gm <sub>1</sub>	R <sub>1</sub>	gm <sub>1</sub>	R <sub>1</sub>
≤8 V	1/5	75 pF	0.4 µ	600 kΩ	2 μ	1.3 MΩ
8 V to 16 V	1/10	75 pF	0.47 µ	1 MΩ	2 μ	1.8 MΩ
16 V to 32 V	1/20	75 pF	0.67 µ	2.8 ΜΩ	2 μ	2.8 ΜΩ
>32 V	1/40	75 pF	2 μ	2.8 ΜΩ	2 μ	2.8 MΩ

As an example, assume the device operates in reverse boost mode from a 5V supply to provide a 7V boost output voltage with load up-to 5A and 10µH inductor. The RHPz is approximately located at:

$$RHPz = \frac{V_{IN, boost}}{I_{IN, boost}} \frac{1}{2\pi L} = 11.4 kHz$$
(38)

For best stability, the UGBW of the converter should be limited to 1/3 of the RHP zero, or 3.8kHz. If EN\_CONV\_FAST\_TRANSIENT = 1, the equation becomes:

$$1 \approx \frac{0.2 \times 2\mu \left(j\omega \times 1.3M\Omega \times 75pF + 1\right)}{j\omega \times 75pF} \left[\frac{5V}{5A \times 50m}\right] \left[\frac{1}{1 + j\omega \frac{C_{load} \times 1.4}{2}}\right]$$
(39)

Solving the above for  $C_{load}$  gives  $\geq 674 \ \mu F$  capacitor requirement.

Conversely, if EN\_CONV\_FAST\_TRANSIENT = 0, the UGBW equation becomes:


$$1 \approx \frac{0.2 \times 0.4\mu \left(j\omega \times 0.6M\Omega \times 75pF + 1\right)}{j\omega \times 75pF} \left[\frac{5V}{5A \times 50m}\right] \left[\frac{1}{1 + j\omega \frac{C_{load} \times 1.4}{2}}\right]$$
(40)

Solving the above for  $C_{load}$  gives  $\geq$ 51 µF capacitor requirement. However, the minimum recommended capacitor for converter stability is 80 µF, so this minimum value should be used.




# 9.2.1.3 Application Curves


 $C_{VAC}$  = 160 µF,  $C_{OUT}$  = 160 µF,  $V_{VAC}$  = 20 V,  $V_{BAT}$  = 29.4 V (unless otherwise specified)



BQ25756 ZHCSOK3 – AUGUST 2023







# 9.2.2 Typical Application (USB-PD EPR Configuration)

BQ25756 ZHCSOK3 – AUGUST 2023






图 9-19. BQ25756: USB-PD EPR Input to Charge 10s Battery with up-to 240 W. Bidirectional Power Flow to Provide USB-PD EPR Power to the Input Port.

## 表 9-3. Recommended Part Numbers:

COMPONENT	VALUE	RECOMMENDED PART NUMBER	
Q1, Q2, Q3, Q4	80 V, 6.2 mΩ	SiR880BDP	
L1	10 μH, 19 mΩ	CMLB135T-100MS	

# 9.2.2.1 Design Requirements

For this design example, use the parameters shown in the table below.

### 表 9-4. Design Parameters

PARAMETER	VALUE
Input voltage operating range (V <sub>AC</sub> )	5 V to 48 V
Input current limit (I <sub>AC</sub> )	HW limit: 6.7 A SW limit: set by TPS26750 PD controller
Charge current limit (I <sub>CHG</sub> )	5 A
Battery charge voltage (V <sub>BAT_REG</sub> )	42 V
Switching frequency	450 kHz
Reverse Mode voltage regulation (VAC_REV)	Set by TPS26750: 5 V to 48 V
Reverse Mode current regulation (IAC_REV)	HW limit: 6.7 A SW limit: set by TPS26750 PD controller



## **10 Power Supply Recommendations**

The power supply for the device is any DC voltage source within the specified input range. The supply should also be capable of supplying sufficient current based on the programmed input current limit. The input supply should be bypassed with a combination of electrolytic and ceramic capacitors to avoid ringing due to the parasitic impedance of the connecting cables.

When device is operating in the reverse direction, the supply at the OUTPUT should follow the same recommendations as the input supply mentioned above.



## 11 Layout 11.1 Layout Guidelines

Proper layout of the components to minimize high frequency current path loops is important to prevent electrical and magnetic field radiation and high frequency resonant problems. Here is a PCB layout priority list for proper layout.

COMPONENTS	FUNCTION	IMPACT	GUIDELINES
Buck high side FET, Buck low side FET, input capacitors	Buck input loop	High frequency noise, ripple, efficiency	This path forms a high frequency switching loop due to the pulsating current at the input of the buck. Place components on the same side of the board. Minimize loop area to reduce parasitic inductance. Maximize trace width to reduce parasitic resistance. Place input ceramic capacitors close to the switching FETs.
Boost low side FET, boost high side FET, output capacitors	Boost output loop	High frequency noise, ripple, efficiency	This path forms a high frequency switching loop due to the pulsating current at the output of the boost. Place components on the same side of the board. Minimize loop area to reduce parasitic inductance. Maximize trace width to reduce parasitic resistance. Place output ceramic capacitors close to the switching FETs.
Sense resistors, switching FETs, inductor	Current path	Efficiency	The current path from input to output through the power stage and sense resistors has low impedance. Pay attention to via resistance if they are not on the same side. The number of vias can be estimated as 1- to 2-A per via for a 10-mil via with 1 oz. copper thickness.
Switching FETs, inductor	Power stage	Thermal, efficiency	The switching FETs and inductor are the components with highest power loss. Allow enough copper area for heat dissipation. Multiple thermal vias can be used to connect more copper layers together and dissipate more heat.
DRV_SUP, BTST1, BTST2 capacitors	Switching FET gate drive	High frequency noise, parasitic ringing, gate drive integrity	The DRV_SUP capacitor is used to supply the power to drive the low side FETs. The BTST capacitors are used to drive the high side FETs. It is recommended to place the capacitors as close as possible to the IC.
LODRV1, LODRV2	Low side gate drive	High frequency noise, parasitic ringing, gate drive integrity	LODRV1 and LODRV2 supplies the gate drive current to turn on the low side FETs. The return of LODRV1 and LODRV2 is PGND. As current take the path of least impedance, a ground plane close to the low side gate drive traces is recommended. Minimize gate drive length and aim for at least 20-mil gate drive trace width.
HIDRV1, HIDRV2, SW1 (pin trace), SW2 (pin trace)	n trace), SW2 (pin		HIDRV1 and HIDRV2 supplies the gate drive current to turn on the high side FETs. The return of HIDRV1 and HIDRV2 are SW1 and SW2, respectively. Route HIDRV1/SW1 and HIDRV2/SW2 pair next to each other to reduce gate drive parasitic inductance. Minimize gate drive length and aim for at least 20-mil gate drive trace width.

表	11-1.	PCB	Layout	Guidelines
---	-------	-----	--------	------------



	12 11-1. FC	(continued)		
COMPONENTS	FUNCTION	IMPACT	GUIDELINES	
Current limit resistors, FSW_SYNC resistor	IC programmable settings	Regulation accuracy, switching integrity	Pin voltage determines the settings for input current limit, output current limit and switching frequency. Ground noise on these could lead to inacuracy. Minimize ground return from these resistors to the IC ground pin.	
Input (ACP, ACN) and output (SRP, SRN) current sense	Current regulation	Regulation accuracy	Use Kelvin-sensing technique for input and output current sense resistors. Connect the current sense traces to the center of the pads, and run current sense traces as differential pairs, away from switching nodes.	
Input (ACUV), and output (FB, VO_SNS) voltage sensing	Voltage sense and regulation	Regulation accuracy	ACUV divider sets internal input voltage regulation in forward mode ( $V_{ACUV_DPM}$ ). FB divider sets battery voltage regulation in forward mode ( $V_{FB_ACC}$ ). Route the top of the divider point to the target regulation location. Avoid routing close to high power switching nodes.	
Bypass capacitors	Noise filter	Noise immunity	Place lowest value capacitors closest to the IC.	

#### 表 11-1. PCB Layout Guidelines (continued)

### 11.2 Layout Example

Based on the above layout guidelines, the buck-boost PCB layout example top view is shown below including all the key power components.




图 11-1. PCB Layout Reference Example Top View

For both input and output current sensing resistors, differential sensing and routing method are suggested and highlighted in figure below. Use wide trace for gate drive traces, minimum 20-mil trace width. Connect all analog grounds to a dedicated low-impedance copper plane, which is tied to the power ground underneath the IC exposed pad.






图 11-2. PCB Layout Gate Drive and Current Sensing Signal Layer Routing



### **12 Device and Documentation Support**

#### **12.1 Device Support**

#### 12.1.1 第三方产品免责声明

TI 发布的与第三方产品或服务有关的信息,不能构成与此类产品或服务或保修的适用性有关的认可,不能构成此 类产品或服务单独或与任何 TI 产品或服务一起的表示或认可。

#### 12.2 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新* 进行注册,即可每周接收产品信息更 改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

#### 12.3 支持资源

TI E2E<sup>™</sup> 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解 答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

### 12.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments. 所有商标均为其各自所有者的财产。

#### 12.5 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理 和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参 数更改都可能会导致器件与其发布的规格不相符。

#### 12.6 术语表

TI 术语表 本术语表列出并解释了术语、首字母缩略词和定义。



### 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



### PACKAGING INFORMATION

Orderable part number	Status (1)	Material type	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
BQ25756RRVR	Active	Production	VQFN (RRV)   36	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	BQ25756
BQ25756RRVR.A	Active	Production	VQFN (RRV)   36	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	BQ25756

<sup>(1)</sup> **Status:** For more details on status, see our product life cycle.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **RRV 36**


5 x 6, 0.5 mm pitch

# **GENERIC PACKAGE VIEW**

### VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.






# **RRV0036A**

# PACKAGE OUTLINE

## VQFN - 1 mm max height

PLASTIC QUAD FLATPACK-NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.




# **RRV0036A**

## **EXAMPLE BOARD LAYOUT**

## VQFN - 1 mm max height

PLASTIC QUAD FLATPACK-NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




# **RRV0036A**

## **EXAMPLE STENCIL DESIGN**

## VQFN - 1 mm max height

PLASTIC QUAD FLATPACK-NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



### 重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源, 不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担 保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。 严禁以其他方式对这些资源进行 复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索 赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 版权所有 © 2025,德州仪器 (TI) 公司