







BQ24050, BQ24052

ZHCSNC6D - SEPTEMBER 2009 - REVISED MAY 2021

BQ2405x 具有自动适配器和 USB 检测功能的 1A、单节锂离子 和锂聚合物电池充电器

1 特性

- 充电
 - 充电电压精度为 1%
 - 充电电流精度为 10%
 - 引脚可选 USB 100mA 和 500mA 最大输入电流
 - 可编程终止和预充电阈值
- 保护
 - 30V 输入额定电压;带有 6.6V 输入过压保护
 - 输入电压动态电源管理
 - 125°C 热调节;150°C 热关断保护
 - OUT 短路保护和 ISET 短路检测
 - 通过电池 NTC 在 JEITA 范围内运行 冷态为 ½ 快速充电电流, 热态为 4.06V
 - 固定 10 小时安全计时器
- 系统
 - 自动输入源检测(D+、D 引脚)
 - 无需器件收发器
 - 支持 USB
 - 针对带有热敏电阻的缺失电池包的自动终止和计 时器禁用模式 (TTDM)
 - 状态指示 充电/完成
 - 采用小型 2mm × 2mm 封装

2 应用

- 耳机、扬声器和音频附件
- 腕带和可穿戴设备
- 智能门锁
- 低功耗手持设备

3 说明

BQ2405x 系列器件是高度集成的锂离子和锂聚合物线 性充电器器件,面向空间受限的便携式应用。该器件由 USB 端口或交流适配器供电。高输入电压范围和输入 过压保护功能支持低成本、未稳压的适配器。

BQ2405x 具有为电池充电的单电源输出。如果在 10 小时的安全充电过程中平均系统负载无法让电池充满 电,则可以使系统负载与电池并联。


电池充电过程分为三个阶段:预充电、恒流充电和恒压 充电。在所有充电阶段,内部控制环路都会监控 IC 结 温,当其超过内部温度阈值时,它会减少充电电流。

充电器功率级和充电电流检测功能均完全集成。该充电 器具高精度电流和电压调节环路、充电状态显示和充电 终止功能。预充电电流和终止电流阈值可通过一个外部 电阻进行编程。快速充电电流值也可通过一个外部电阻 进行编程。

器件信息(1)

器件型号	封装	封装尺寸 (标称值)
BQ24050	WSON (10)	2.00mm x 2.00mm
BQ24052	W30N (10)	2.0011111 X 2.00111111

如需了解所有可用封装,请参阅数据表末尾的可订购产品附 录。



简化版电路



Table of Contents

1 特性	1	7.4 Device Functional Modes	25
		7.5 Programming	25
- ፫/1. 3 说明		8 Application and Implementation	
4 Revision History		8.1 Application Information	26
5 Pin Configuration and Functions		8.2 Typical Applications	
6 Specifications		9 Power Supply Recommendations	
6.1 Absolute Maximum Ratings ⁽¹⁾		10 Layout	29
6.2 ESD Ratings		10.1 Layout Guidelines	29
6.3 Recommended Operating Conditions ⁽¹⁾		10.2 Layout Example	29
6.4 Thermal Information		10.3 Thermal Considerations	30
6.5 Electrical Characteristics		11 Device and Documentation Support	31
6.6 Timing Requirements		11.1 Device Support	31
6.7 Switching Characteristics		11.2 Documentation Support	<mark>3</mark> 1
6.8 Typical Characteristics		11.3 接收文档更新通知	<u>3</u> 1
7 Detailed Description		11.4 支持资源	31
7.1 Overview		11.5 Trademarks	
7.2 Functional Block Diagram		11.6 静电放电警告	
7.3 Feature Description		11.7 术语表	

4 Revision History 注:以前版本的页码可能与当前版本的页码不同

С	hanges from Revision C (December 2014) to Revision D (May 2021)	Page
•	更新了整个文档中的表格、图和交叉参考的编号格式	1
•	从数据表中删除了 BQ24055	1
•	更改了 <i>应用</i> 列表	1
•	Deleted PG pin information from the Specifications section	5
•	Moved T _{stq} From: ESD Ratings To: Absolute Maximum Ratings	5
•	Changed the Handling Ratings table To: ESD Ratings table	
•	Changed I _{BD-Sink} minimum from 7 mA to 6 mA	
•	Changed I _{IH} Source current required for HI from 8 μ A to 9.6 μ A	
•	Deleted graphs "OVP 8-V Adapter - Hot Plug" and "OVP from Normal Operation" from the <i>Power Up, OVP, Disable and Enable Waveforms</i> section	Down, 11
•	Deleted graph "Entering and Exiting Sleep Mode" from the Battery Removal With Fixed TS = 0.5 V sect	
•	Changed text From: "2-mm × 2-mm or 2-mm × 3-mm single-cell Li-lon" To: "2-mm × 2-mm single-cell lon" in the first paragraph of the <i>Overview</i> section	Li-
•	Deleted the PG pin information from the Feature Description section	17
•	Deleted text "the PG pin goes low." from the Overvoltage Protection (OVP) - Continuously Monitored section	
•	Deleted the PG pin information from the Device Functional Modes section	
•	Deleted the PG pin information from the Application and Implementation section	
•	Removed the Vpg curve from 🛭 8-3 and 🖺 8-4	
С	hanges from Revision B (June 2012) to Revision C (December 2014)	Page
•	添加了 <i>处理额定值</i> 表、特性说明部分、器件功能模式、应用和实施部分、电源相关建议部分、布局部 件和文档支持部分以及机械、封装和可订购信息部分	
С	hanges from Revision A (September 2009) to Revision B (June 2012)	Page
•	将所有出现的锂离子更改为:锂离子和锂聚合物	1



Changes from Revision * (August 2009) to Revision A (September 2009)

Page

• 将器件的状态从"产品预发布"更改为"量产数据"......1



5 Pin Configuration and Functions




图 5-1. DSQ Package 10-Pin WSON With Exposed Thermal Pad BQ24050/BQ24052 Top View

表 5-1. Pin Functions

F	PIN	1/0	DESCRIPTION		
NAME NO.		1/0	DESCRIPTION		
CHG	8	0	Low (FET on) indicates charging and Open Drain (FET off) indicates no Charging or Charge complete.		
D+	5	I	USB port D+ input connection		
D -	6	ı	USB port D - input connection		
IN	1	ı	Input power, connected to external DC supply (AC adapter or USB port). Expected range of bypass capacitors 1 μ F to 10 μ F, connect from IN to V _{SS} .		
ISET	2	1	Programs the Fast-charge current setting. External resistor from ISET to VSS defines fast charge current value. Range is 52.3k (10 mA) to 540 Ω (1 A).		
ISET2	7	1	Programming the Input/Output Current Limit for the USB or Adaptor source: High = 500 mA max, Low = ISET, FLOAT = 100 mA max. D+D - Detection initially sets the charge threshold and requires ISET2 to change states to take control.		
OUT	10	0	Battery Connection. System Load may be connected. Average load should not be excessive, allowing battery to charge within the 10-hour safety timer window. Expected range of bypass capacitors 1 μ F to 10 μ F.		
PRE-TERM	4	ı	Programs the Current Termination Threshold (5 to 50% of lout which is set by ISET) and Sets the Precharge Current to twice the Termination Current Level.		
			Expected range of programming resistor is 1k to 10 kΩ (2k: I _{OUT} /10 for term; I _{OUT} /5 for precharge)		
TS	9 (1)	I	Temperature sense pin connected to '50 — 10k at 25°C NTC thermistor,' 52 — 100k NTC at 25°C, in the battery pack. Floating TS Pin or pulling High puts part in TTDM and disable TS monitoring, Timers and Termination. Pulling pin Low disables the IC (CE function). If NTC sensing is not needed, connect this pin to VSS through an external '50 — 10-k Ω /' 52—100-k Ω resistor. A '50 — 250-k Ω /' 52 880-k Ω from TS to ground will prevent IC entering TTDM when battery with thermistor is removed.		
VSS	3	-	Ground terminal		
Thermal Pad	Pad 2x2mm ²	-	There is an internal electrical connection between the exposed thermal pad and the VSS pin of the device. The thermal pad must be connected to the same potential as the VSS pin on the printed circuit board. Do not use the thermal pad as the primary ground input for the device. VSS pin must be connected to ground at all times.		

(1) Spins have different pin definitions



6 Specifications

6.1 Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Input Voltage	IN (with respect to VSS)	- 0.3	30	V
	OUT (with respect to VSS)	- 0.3	7	V
	PRE-TERM, ISET, ISET2, TS, CHG, D+, D -, (with respect to VSS)	- 0.3	7	V
Input Current	IN		1.25	Α
Output Current (Continuous)	OUT		1.25	Α
Output Sink Current	CHG		15	mA
Junction temperature, T _J		- 40	150	°C
T _{stg}	Storage temperature range	- 65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. All voltage values are with respect to the network ground terminal unless otherwise noted.

6.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±3000	
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±1500	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions⁽¹⁾

		MIN	NOM	UNIT
V	IN voltage range	3.5	28	V
V _{IN}	IN operating voltage range, Restricted by V _{DPM} and V _{OVP}	4.45	6.45	V
I _{IN}	Input current, IN pin		1.0	Α
I _{OUT}	Current, OUT pin		1.0	Α
T _J	Junction temperature	0	125	°C
R _{PRE-TERM}	Programs precharge and termination current thresholds	1	10	kΩ
R _{ISET}	Fast-charge current programming resistor	0.540	52.3	kΩ
В	10k NTC thermistor range without entering TTDM, BQ24050	1.66	258	kΩ
R _{TS}	100k NTC thermistor range without entering TTDM, BQ24052	24	885	kΩ

(1) Operation with V_{IN} less than 4.5 V or in drop-out may result in reduced performance.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.4 Thermal Information

	(4)	BQ24050 BQ24052	
	THERMAL METRIC ⁽¹⁾	DSQ (WSON)	UNIT
		10 PINS	
R ₀ JA	Junction-to-ambient thermal resistance	63.5	
R ₀ JC(top)	Junction-to-case (top) thermal resistance	79.5	
R ₀ JB	Junction-to-board thermal resistance	33.9	°C/W
ψJT	Junction-to-top characterization parameter	7.8	C/VV
ψ ЈВ	Junction-to-board characterization parameter	34.3	
R _{θ JC(bot)}	Junction-to-case (bottom) thermal resistance	7.5	

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.5 Electrical Characteristics

Over junction temperature range $0^{\circ}C \leqslant T_{J} \leqslant 125^{\circ}C$ and recommended supply voltage (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT						
UVLO	Undervoltage lock-out Exit	V _{IN} : 0V → 4V Update based on sim/char	3.15	3.3	3.45	V
V _{HYS_UVLO}	Hysteresis on V _{UVLO_RISE} falling	V _{IN} : 4V→0V, V _{UVLO_FALL} = V _{UVLO_RISE} - V _{HYS-UVLO}	175	230	280	mV
V _{IN-DT}	Input power good detection threshold is V _{OUT} + V _{IN-DT}	(Input power good if $V_{IN} > V_{OUT} + V_{IN-DT}$); $V_{OUT} = 3.6V$, V_{IN} : $3.5V \rightarrow 4V$	30	80	145	mV
V _{HYS-INDT}	Hysteresis on V _{IN-DT} falling	V _{OUT} = 3.6V, V _{IN} : 4V → 3.5V		31		mV
V _{OVP}	Input overvoltage protection threshold	V _{IN} : 5V → 7V (50/52)	6.5	6.65	6.8	V
V _{HYS-OVP}	Hysteresis on OVP	V _{IN} : 11V → 5V		95		mV
	LICD /A depter law input valte as	Feature active in USB mode; Limit Input Source Current to 50mA; V _{OUT} = 3.5V; R _{ISET} = 825Ω	4.34	4.4	4.46	
V _{IN-DPM}	USB/Adaptor low input voltage protection. Restricts lout at V _{IN-DPM}	Feature active in Adaptor mode; Limit Input Source Current to 50mA; V_{OUT} = 3 .5V; R_{ISET} = 825 Ω	4.24	4.3	4.36	V
	USB input I-Limit 100 mA	ISET2 = Float; R_{ISET} = 825Ω	85	92	100	^
I _{IN-USB-CL}	USB input I-Limit 500 mA	ISET2 = High; R_{ISET} = 825 Ω	430	462	500	mA
ISET SHORT C	IRCUIT TEST					
R _{ISET_SHORT}	Highest Resistor value considered a fault (short). Monitored for lout>90mA	Riset: $600\Omega \rightarrow 250\Omega$, lout latches off. Cycle power to Reset. USB100 mode.	280		500	Ω
I _{OUT_CL}	Maximum OUT current limit Regulation (Clamp)	V_{IN} = 5V, V_{OUT} = 3.6V, V_{ISET2} = Low, Riset: 600Ω → 250Ω, I_{OUT} latches off after $t_{DGL-SHORT}$	1.05		1.4	Α
BATTERY SHO	ORT PROTECTION					
V _{OUT(SC)}	OUT pin short-circuit detection threshold/ precharge threshold	V _{OUT} : 3V → 0.5V, no deglitch	0.75	0.8	0.85	V
V _{OUT(SC-HYS)}	OUT pin Short hysteresis	Recovery ≥ V _{OUT(SC)} + V _{OUT(SC-HYS)} ; Rising, no Deglitch		77		mV
I _{OUT(SC)}	Source current to OUT pin during short-circuit detection		10	15	20	mA
QUIESCENT C	URRENT					
I _{OUT(PDWN)}	Battery current into OUT pin	V _{IN} = 0V			1	^
OUT(DONE)	OUT pin current, charging terminated	V _{IN} = 6V, V _{OUT} > V _{OUT(REG)}			6	μ A
IN(STDBY)	Standby current into IN pin	TS = LO, $V_{IN} \le 6V$			125	μ А
I _{cc}	Active supply current, IN pin	TS = open, V _{IN} = 6V, TTDM - no load on OUT pin, V _{OUT} > V _{OUT(REG)} , IC enabled		0.8	1	mA
BATTERY CHA	ARGER FAST-CHARGE	1				

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

6.5 Electrical Characteristics (continued)

Over junction temperature range 0° C $\leq T_{J} \leq 125^{\circ}$ C and recommended supply voltage (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{OUT(REG)}	Battery regulation voltage	V_{IN} = 5.5V, I_{OUT} = 25mA, $V_{\text{TS-45}^{\circ}\text{C}} \leqslant V_{\text{TS}} \leqslant V_{\text{TS-0}^{\circ}\text{C}}$	4.16	4.20	4.23	٧
V _{O_HT(REG)}	Battery hot regulation Voltage	V_{IN} = 5.5V, I_{OUT} = 25mA, $V_{\text{TS-60}^{\circ}\text{C}} \leqslant V_{\text{TS}} \leqslant V_{\text{TS-45}^{\circ}\text{C}}$	4.02	4.06	4.1	٧
I _{OUT(RANGE)}	Programmed Output "fast charge" current range	$V_{OUT(REG)}$ > V_{OUT} > V_{LOWV} , V_{IN} = 5V, ISET2=Lo, R _{ISET} = 675 to 10.8k Ω	10		800	mA
$V_{DO(IN-OUT)}$	Drop-Out, VIN - VOUT	Adjust VIN down until I_{OUT} = 0.5A, V_{OUT} = 4.15V, R_{ISET} = 675 , ISET2 = Lo (Adaptor Mode); $Tj \leqslant 100^{\circ}C$		325	500	mV
I _{OUT}	Output "fast charge" formula	V _{OUT(REG)} > V _{OUT} > V _{LOWV} , V _{IN} = 5V, ISET2 = Lo		K _{ISET} /R _{ISET}		Α
		R _{ISET} = K _{ISET} /I _{OUT} 50 < I _{OUT} < 1 A	510	540	570	
K _{ISET}	Fast charge current factor	R _{ISET} = K _{ISET} /I _{OUT} 25 < I _{OUT} < 50 mA	480	527	600	$A\Omega$
		R _{ISET} = K _{ISET} /I _{OUT} 10 < I _{OUT} < 25 mA	350	520	680	
PRECHARGE -	SET BY PRETERM PIN					
V _{LOWV}	Precharge to fast-charge transition threshold		2.4	2.5	2.6	V
t _{DGL1(LOWV)}	Deglitch time on precharge to fast- charge transition			70		μ s
I _{PRE-TERM}	Refer to the Termination Section					
%PRECHG	Precharge Current Level, Default Setting	$V_{OUT} < V_{LOWV}$; $R_{PRE-TERM} = High Z$ ($\geqslant 13k\Omega$); $R_{ISET} = 1k$	18	20	22	%I _{OUT-CC}
TREGITO	Precharge current formula	$R_{PRE-TERM} = K_{PRE-CHG} (\Omega/\%) \times \%_{PRE-CHG} (\%)$	R _{PRI}	E-TERM/KPRE-0	CHG	
		$V_{OUT} < V_{LOWV}, V_{IN} = 5V, R_{PRE-TERM} = 2k \text{ to } 10k\Omega;$ $R_{ISET} = 1080\Omega$, $R_{PRE-TERM} = K_{PRE-CHG} \times \%I_{FAST-CHG}$ is 20 to 100%	90	100	110	Ω/%
K _{PRE-CHG}	% Precharge Factor	$V_{OUT} < V_{LOWV}, V_{IN} = 5V, R_{PRE-TERM} = 1k to 2k\Omega;$ $R_{ISET} = 1080\Omega, R_{PRE-TERM} = K_{PRE-CHG} \times \%I_{FAST-CHG},$ where $\%I_{FAST-CHG}$ is 10% to 20%	84	100	117	Ω/%
TERMINATION	- SET BY PRE-TERM PIN					
0/	Termination Current Threshold, Default Setting	$V_{OUT} > V_{RCH}$; $R_{PRE-TERM}$ = High Z (\geqslant 13k Ω); R_{ISET} = 1k	9	10	11	%I _{OUT-CC}
% _{TERM}	Termination Current Threshold Formula	$R_{PRE-TERM} = K_{TERM} (\Omega /\%) \times \%TERM (\%)$	R _{PI}	RE-TERM/ KTER	RM	
V		$\begin{split} &V_{OUT} > V_{RCH}, \ V_{IN} = 5V, \ R_{PRE-TERM} = 2k \ to \ 10k\Omega \ ; \\ &R_{ISET} = 750\Omega; \ K_{TERM} \times \% \\ l_{FAST-CHG}, \ where \ \% \\ l_{FAST-CHG} \ is \ 10 \ to \ 50\% \end{split}$	182	200	216	Ω/%
						22/70
K _{TERM}	% Term Factor	$\begin{split} &V_{OUT} > V_{RCH}, \ V_{IN} = 5V, \ R_{PRE-TERM} = 1k \ to \ 2k\Omega \ ; \\ &R_{ISET} = 750\Omega; \ K_{TERM} \times \% _{FAST-CHG}, \\ &where \ \% _{FAST-CHG} \ is \ 5 \ to \ 10\% \end{split}$	174	199	224	
I _{PRE-TERM}	% Term Factor Current for programming the term. and precharge with resistor. I _{Term-Start} is the initial PRE-TERM curent.	R _{ISET} = 750Ω; K _{TERM} × %I _{FAST-CHG} , where %I _{FAST-CHG} is 5 to 10%	174 71	199 75	224	μ А
	Current for programming the term. and precharge with resistor. I _{Term-Start} is the	R _{ISET} = 750Ω; K _{TERM} × %I _{FAST-CHG} , where %I _{FAST-CHG} is 5 to 10%	71		81	μ А
I _{PRE-TERM}	Current for programming the term. and precharge with resistor. I _{Term-Start} is the initial PRE-TERM curent.	R _{ISET} = 750Ω; K _{TERM} × %I _{FAST-CHG} , where %I _{FAST-CHG} is 5 to 10%	71	75	81	μ Α μ Α
I _{PRE-TERM} %TERM	Current for programming the term. and precharge with resistor. I _{Term-Start} is the initial PRE-TERM curent. Termination current formula Elevated PRE-TERM current for, t _{Term-Start} , during start of charge to prevent recharge of full battery,	R _{ISET} = 750Ω; K _{TERM} × %I _{FAST-CHG} , where %I _{FAST-CHG} is 5 to 10%	71 F	75 R _{TERM} / K _{TERM}	81	
IPRE-TERM %TERM ITerm-Start RECHARGE OR	Current for programming the term. and precharge with resistor. I _{Term-Start} is the initial PRE-TERM curent. Termination current formula Elevated PRE-TERM current for, t _{Term-Start} , during start of charge to prevent recharge of full battery,	R _{ISET} = 750Ω; K _{TERM} × %I _{FAST-CHG} , where %I _{FAST-CHG} is 5 to 10%	71 F	75 R _{TERM} / K _{TERM}	81	
IPRE-TERM %TERM ITerm-Start	Current for programming the term. and precharge with resistor. I _{Term-Start} is the initial PRE-TERM curent. Termination current formula Elevated PRE-TERM current for, t _{Term-Start} , during start of charge to prevent recharge of full battery, REFRESH Recharge detection threshold –	R _{ISET} = 750Ω; K _{TERM} × %I _{FAST-CHG} , where %I _{FAST-CHG} is 5 to 10% R _{PRE-TERM} = 2k, V _{OUT} = 4.15V	71 F 80 V _{O(REG)} –	75 R _{TERM} / K _{TERM} 85 V _{O(REG)} -	92 V _{O(REG)} - 0.070	μА
IPRE-TERM %TERM ITerm-Start RECHARGE OF	Current for programming the term. and precharge with resistor. I _{Term-Start} is the initial PRE-TERM curent. Termination current formula Elevated PRE-TERM current for, t _{Term-Start} , during start of charge to prevent recharge of full battery, REFRESH Recharge detection threshold – Normal Temp Recharge detection threshold – Hot Temp	R _{ISET} = 750 Ω ; K _{TERM} × %I _{FAST-CHG} , where %I _{FAST-CHG} is 5 to 10% R _{PRE-TERM} = 2k, V _{OUT} = 4.15V V _{IN} = 5V, V _{TS} = 0.5V, V _{OUT} : 4.25V \rightarrow V _{RCH}	71 F 80 Vo(REG) - 0.120 Vo_HT(REG)	75 RTERM/ KTERM 85 VO(REG) - 0.095 VO_HT(REG)	92 V _{O(REG)} - 0.070 V _{O_HT(REG)}	μA V
IPRE-TERM %TERM ITerm-Start RECHARGE OF	Current for programming the term. and precharge with resistor. I _{Term-Start} is the initial PRE-TERM curent. Termination current formula Elevated PRE-TERM current for, t _{Term-Start} , during start of charge to prevent recharge of full battery, REFRESH Recharge detection threshold – Normal Temp Recharge detection threshold – Hot Temp	R _{ISET} = 750 Ω ; K _{TERM} × %I _{FAST-CHG} , where %I _{FAST-CHG} is 5 to 10% R _{PRE-TERM} = 2k, V _{OUT} = 4.15V V _{IN} = 5V, V _{TS} = 0.5V, V _{OUT} : 4.25V \rightarrow V _{RCH}	71 F 80 Vo(REG) - 0.120 Vo_HT(REG)	75 RTERM/ KTERM 85 VO(REG) - 0.095 VO_HT(REG)	92 V _{O(REG)} - 0.070 V _{O_HT(REG)}	μA V



6.5 Electrical Characteristics (continued)

Over junction temperature range 0° C $\leq T_{,l} \leq 125^{\circ}$ C and recommended supply voltage (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{\text{BD-HI}}$	High battery detection threshold	V _{IN} = 5V, V _{TS} = 0.5V, Battery Absent	V _{O(REG)} ⁻ 0.150	V _{O(REG)} - 0.100	V _{O(REG)} - 0.050	V
$V_{BD\text{-}LO}$	Low battery detection threshold	V _{IN} = 5V, V _{TS} = 0.5V, Battery Absent	V _{REG-BD} +0.050	V _{REG-BD} +0.100	V _{REG-BD} +0.150	V
BATTERY-PACK	(NTC MONITOR ⁽²⁾					
I _{NTC-10k}	NTC bias current; 10k NTC thermistor, BQ24050	V _{TS} = 0.3V	48	50	52	μА
I _{NTC-100k}	NTC bias current; 100k NTC thermistor, BQ24052	V _{TS} = 0.3V	4.8	5	5.2	μА
I _{NTC-DIS-10k}	BQ24050 bias current when Charging is disabled.	V _{TS} = 0V	27	30	34	μА
I _{NTC-DIS-100k}	BQ24052 bias current when Charging is disabled.	V _{TS} = 0V	4.4	5	5.8	μА
I _{NTC-FLDBK-10k}	INTC is reduced prior to entering TTDM to keep cold thermistor from entering TTDM, BQ24050	V _{TS} : Set to 1.525V	4	5	6.5	μ А
I _{NTC-FLDBK-100k}	INTC is reduced prior to entering TTDM to keep cold thermistor from entering TTDM, BQ24052	V _{TS} : Set to 1.525V	1.1	1.5	1.9	μ A
V _{TTDM(TS)}	Termination and timer disable mode Threshold - Enter	V _{TS} : 0.5V → 1.7V; Timer Held in Reset	1550	1600	1650	mV
V _{HYS-TTDM(TS)}	Hysteresis exiting TTDM	V _{TS} : 1.7V → 0.5V; Timer Enabled		100		mV
V _{CLAMP(TS)}	TS maximum voltage clamp	V _{TS} = Open (Float)	1800	1950	2000	mV
V _{TS_I-FLDBK}	TS voltage where INTC is reduce to keep thermistor from entering TTDM	INTC adjustment (90 to 10%; 45 to 6.6uA) takes place near this spec threshold. V_{TS} : 1.425V \rightarrow 1.525V		1475		mV
C _{TS}	Optional Capacitance - ESD			0.22		μF
V _{TS-0°C}	BQ2405x Low temperature CHG Pending	Low Temp Charging to Pending; V _{TS} : 1V → 1.5V	1205	1230	1255	mV
V _{HYS-0°C}	Hysteresis at 0°C	Charge pending to low temp charging; V _{TS} : 1.5V → 1V		86		mV
V _{TS-10°C}	Low temperature, half charge	Normal charging to low temp charging; V _{TS} : 0.5V → 1V	765	790	815	mV
V _{HYS-10°C}	Hysteresis at 10°C	Low temp charging to normal CHG; V _{TS} : 1V → 0.5V		35		mV
V _{TS-45°C}	High temperature at 4.1V	Normal charging to high temp CHG; V_{TS} : 0.5V \rightarrow 0.2V	263	278	293	mV
V _{HYS-45°C}	Hysteresis at 45°C	High temp charging to normal CHG; V_{TS} : 0.2V \rightarrow 0.5V		10.7		mV
V _{TS-60°C}	High temperature Disable	High temp charge to pending; V _{TS} : 0.2V → 0.1V	170	178	186	mV
V _{HYS-60°C}	Hysteresis at 60°C	Charge pending to high temp CHG; V _{TS} : 0.1V → 0.2V		11.5		mV
V _{TS-EN-10k}	Charge Enable Threshold, (10k NTC)	V _{TS} : 0V → 0.175V;	80	88	96	mV
V _{TS-DIS_HYS-10k}	HYS below V _{TS-EN-10k} to Disable, (10k NTC)	V _{TS} : 0.125V → 0V;		12		mV
V _{TS-EN-100k}	Charge Enable Threshold, (100k NTC)	V _{TS} : 0V → 0.175V	140	150	160	mV
V _{TS-DIS_HYS-100k}	HYS below V _{TS-EN-100k} to Disable, (100k NTC)	V _{TS} : 0.125V → 0V;		50		mV
THERMAL REG	ULATION					
T _{J(REG)}	Temperature regulation limit			125		°C
T _{J(OFF)}	Thermal shutdown temperature			155		°C
T _{J(OFF-HYS)}	Thermal shutdown hysteresis			20		°C
LOGIC LEVELS	ON ISET2				'	
V _{IL}	Logic LOW input voltage	Sink more than 8 µ A			0.4	V

6.5 Electrical Characteristics (continued)

Over junction temperature range 0° C $\leq T_{J} \leq 125^{\circ}$ C and recommended supply voltage (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{IH}	Logic HIGH input voltage	Source more than 8 μ A	1.4			V
I _{IL}	Sink current required for LO		2		9	μА
I _{IH}	Source current required for HI		1.1		9.5	μА
V _{FLT}	ISET2 Float Voltage		650	900	1200	mV
D+/D - DETECT	TION - BQ2405x					
V _{D+}	Bias at D+, during detection routine	Can source at least 200 µ A	0.475	0.6	0.7	V
I _{D+}	Current Limit at D+ pin, during detection routine	V _{D+} = 0V			1.5	mA
I _D -	Current Sink at D - pin, during detection routine	V _D = 0.5V	50	100	150	μ А
I _{D+_LEAK}	D+ leakage when not in detection mode	V _{D+} = 5V			1	μ А
I _{DLEAK}	D - leakage when not in detection mode	V _{D-} = 5V			1	μ А
V _{DPDM_0.4V}	D - Comparator Threshold Rising		0.35		0.45	V
V _{DPDM_HYS_0.4V}	D - Comparator Hysteresis			42		mV
V _{DPDM_0.8V}	D+/D - Comparator Threshold Rising		0.75		0.875	V
V _{DPDM_HYS_0.8V}	D+/D - Comparator Hysteresis			42		mV
LOGIC LEVELS	ON CHG				'	
V _{OL}	Output LOW voltage	I _{SINK} = 5mA			0.4	V
I _{lkg}	Leakage current into IC	V _{CHG} = 5V			1	μА

 $[\]begin{array}{ll} \hbox{(1)} & \hbox{In Hot Mode $V_{O(REG)}$ becomes $V_{O_HT(REG)}$} \\ \hbox{(2)} & \hbox{TS pin: BQ24050: 10k NTC; BQ24052: 100k NTC; see $\rlap{$\pm$}$} \ \hbox{7.3.11 for thermistor information.} \end{array}$



6.6 Timing Requirements

		MIN	NOM	MAX	UNIT
PRECHARGE	- SET BY PRETERM PIN				
t _{DGL2(LOWV)}	Deglitch time on fast-charge to precharge transition		32		ms
TERMINATIO	N - SET BY PRE-TERM PIN				
t _{DGL(TERM)}	Deglitch time, termination detected		29		ms
t _{Term-Start}	Elevated termination threshold initially active for t _{Term-Start}	1.25			
BATTERY-PA	CK NTC MONITOR ⁽²⁾				
t _{DGL(TTDM)}	Deglitch exit TTDM between states		57		ms
	Deglitch enter TTDM between states		8		μs

6.7 Switching Characteristics


over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT						
t _{DGL(OVP-SET)}	Input overvoltage blanking time	V _{IN} : 5V → 12V		113		μ s
t _{DGL(OVP-REC)}	Deglitch time exiting OVP	Time measured from V _{IN} : 12V → 5V		30		μs
ISET SHORT CIF	RCUIT TEST				'	
t _{DGL_SHORT}	Deglitch time transition from ISET short to lout disable	Clear fault by cycling IN or TS	1			ms
RECHARGE OR	REFRESH				'	
t _{DGL1(RCH)}	Deglitch time, recharge threshold detected	V_{IN} = 5V, V_{TS} = 0.5V, V_{OUT} : 4.25V \rightarrow 3.5V in 1 μ s; $t_{DGL1(RCH)}$ is time to ISET ramp	29			ms
t _{DGL2(RCH)}	Deglitch time, recharge threshold detected in OUT-Detect Mode	V_{IN} = 5V, V_{TS} = 0.5V, V_{OUT} = 3.5V inserted; $t_{\text{DGL2(RCH)}}$ is time to ISET ramp		3.6		ms
BATTERY DETE	CT ROUTINE ⁽¹⁾					
t _{DGL(HI/LOW REG)}	Regulation time at V _{REG} or V _{REG-BD}	V _{IN} = 5V, V _{TS} = 0.5V, Battery Absent		25		ms
BATTERY CHAR	GING TIMERS AND FAULT TIMERS					
t _{PRECHG}	Precharge safety timer value	Restarts when entering precharge; Always enabled when in precharge.	1700	1940	2250	s
t _{MAXCH}	Charge safety timer value	Clears fault or resets at UVLO, TS (<i>CE</i>) disable, OUT Short, exiting LOWV and Refresh	34000	38800	45000	s
BATTERY-PACK	NTC MONITOR ⁽²⁾					
	Dealitab for TC threeholder 10°C	Normal to Cold Operation: V _{TS} : 0.6V → 1V		40		ms
t _{DGL(TS_10C)}	Deglitch for TS thresholds: 10°C	Cold to Normal Operation: V _{TS} : 1.0V → 0.6V		12		ms
t _{DGL(TS)}	Deglitch for TS thresholds: 0/45/60C.	Battery charging		30		ms
D+/D - DETECT	ION - BQ2405x				'	
t _{DPDM}	DetectionTime from start of D+/D - detection to latched output	t = 0 at D - pulled-up > 0.5V or D+ pulled up externally, >0.8V		65		ms

6.8 Typical Characteristics


SETUP: BQ24050, BQ24052 typical applications schematic; V_{IN} = 5 V, V_{BAT} = 3.6 V (unless otherwise indicated) R_{ISET} = 1k; I_{OUT} F_{RAST} F_{CHG} = 540 mA; R_{PAC} F_{TERM} = 2k; I_{OUT} F_{REC} = 108 mA; I_{OUT} F_{TERM} = 54 mA

6.8.1 Power Up, Down, OVP, Disable and Enable Waveforms



Detected D $^-\,$ line pulled to 0.6 V and the detection routine is started


图 6-1. D+ D - Detection for Adaptor Hot Plug



t - time - 100ms/div


(Device transceiver is "dead") After 500 ms, the detection routine is forced to run.

图 6-3. D+ D - Detection for USB Hot Plug No Pullup



No signal detected on D+ or D $^-$. After 500 ms, the detection routine is forced to run


图 6-2. D+ D - Detection for Unknown Source Hot Plug



t - time - 50ms/div


图 6-4. D+ D - Detection for USB Hot Plug With Pullup








6.8.2 Protection Circuits Waveforms









7 Detailed Description

7.1 Overview

The BQ2405x is a highly integrated family of 2-mm × 2-mm single-cell Li-lon and Li-Pol chargers. The charger can be used to charge a battery, power a system or both. The charger has three phases of charging: precharge to recover a fully discharged battery, fast-charge constant current to supply the buck charge safely and voltage regulation to safely reach full capacity. The charger is flexible, allowing programming of the fast-charge current, precharge current and termination. This charger is designed to work with a USB connection or adaptor (DC out). The charger also checks to see if a battery is present.

The charger also comes with a full set of safety features: JEITA Temperature Standard, Overvoltage Protection, DPM-IN, Safety Timers, and ISET short protection. All of these features and more are described in detail below.

The charger is designed for a single power path from the input to the output to charge a single cell Li-lon or Li-Pol battery pack. Upon application of a 5VDC power source the D+, D - detection routine is run to determine if the source is an Adaptor or a USB port. This feature is useful, when the battery is discharged (USB transceiver dead) or there is no transceiver, by early detection of an adaptor, thus allowing initial charging at the adaptor level. ISET and OUT short checks are performed in parallel with the detection routine to assure a proper charge cycle.

If the battery voltage is below the LOWV threshold, the battery is considered discharged and a preconditioning cycle begins. The amount of precharge current can be programmed using the PRE-TERM pin which programs a percent of fast charge current (10 to 100%) as the precharge current. This feature is useful when the system load is connected across the battery *stealing* the battery current. The precharge current can be set higher to account for the system loading while allowing the battery to be properly conditioned. The PRE-TERM pin is a dual-function pin which sets the precharge current level and the termination threshold level. The termination "current threshold" is always half of the precharge programmed current level.


Once the battery voltage has charged to the V_{LOWV} threshold, fast charge is initiated and the fast charge current is applied. The fast charge constant current is programmed using the ISET pin. The constant current provides the bulk of the charge. Power dissipation in the IC is greatest in fast charge with a lower battery voltage. If the IC reaches 125°C, the IC enters thermal regulation. Slow the timer clock by half and reduce the charge current as needed to keep the temperature from rising any further. $\[mathbb{R}\]$ 7-1 shows the charging profile with thermal regulation. Typically under normal operating conditions, the IC's junction temperature is less than 125°C and thermal regulation is not entered.

Once the cell has charged to the regulation voltage the voltage loop takes control and holds the battery at the regulation voltage until the current tapers to the termination threshold. The charge termination can be disabled if desired. The $\overline{\text{CHG}}$ pin is low (LED on) during the first charge cycle only and turns off once the charge termination threshold is reached, regardless if termination is enabled or disabled.

The TS pin monitors the voltage across the pack thermistor and implements the JEITA standard. This allows for reduced voltage regulation at hot temperatures and reduced charge currents at low temperatures. The TS pin incorporates a chip disable feature when pulled low and an Termination and Timer Disable Mode (TTDM) feature when left floating or pulled high.



7.2 Functional Block Diagram






图 7-1. Charging Profile With Thermal Regulation

7.3 Feature Description

7.3.1 Power Down, or Undervoltage Lockout (UVLO)

The BQ2405x family is in power down mode if the voltage of the IN pin is less than UVLO. The part is considered *dead* and all the pins are high impedance. Once the IN voltage rises above the UVLO threshold the IC enters Sleep Mode or Active mode depending on the voltage of the OUT pin (battery).

7.3.2 Power Up

The IC is alive after the IN voltage ramps above UVLO (see † 7.4.1), resets all logic and timers, and starts to perform the D+D - detection along with many of the continuous monitoring routines. The D+/D - detection typically take less than 100 ms, but can take as long as 600 ms if there is no activity on the D+ or D - lines which indicates the device transceiver nor an adaptor is present. Typically the input voltage quickly rises through the UVLO and sleep states where the IC declares power good, starts the qualification charge at 100 mA, finishes the USB detection routine, sets the input current limit threshold base on the source detected (ISET=adaptor or 100mA=USB), starts the safety timer, and enables the CHG pin. See $\boxed{8}$ 7-3.

7.3.3 D+, D - Detection

This detection is designed to give the charger advance notice that an adaptor or USB port is connect for the cases where the battery is discharged and device transceiver is not able to communicate with a USB host or there is not a device transceiver. If an adaptor is detected, then the charger can immediately start charging at the programmed ISET level. Without this early detection, the charger would have to default to the 100-mA input current level to make sure it was not over-loading a low power USB port. The detection method monitors the D+, D - communication lines looking for a short between the lines (Adaptor source connected) or pulldown resistors on D+, D - (USB source connected) to determine what source is connected (no USB communication takes place). If an adaptor source is detected then the charger will transition from the 100 mA startup level to the ISET programmed current level. If a USB port is detected, the input current limit will stay at the 100 mA level. If a different charge level is desired, than the one detected, the host has to change the state of the ISET2 pin (signals the internal logic to start using the ISET2 as the program pin) and then set to the desired state.

The D+ and D - pin connections inside the charger are disconnected within 100 ms of the D+ or D - lines being pulled high (start of detection), to minimize any interaction between the charger detection pins and the USB

normal communications. If the device transceiver is able to communicate with the USB host, communication typically starts after 100 ms after the device has pulled the D+ or D $^-$ line high indicating it is "on line", and by then the IC detection is complete and has been disconnected. The device host then may change the ISET2 level or disable the IC by pulling the TS pin low.

7.3.4 New Charge Cycle

A new charge cycle is started when a good power source is applied, performing a chip disable/enable (TS pin), exiting Termination and Timer Disable Mode (TTDM), detecting a battery insertion or the OUT voltage dropping below the VRCH threshold. The \overline{CHG} pin is active low only during the first charge cycle, therefore exiting TTDM or a dropping below VRCH will not turn on the \overline{CHG} pin FET, if the \overline{CHG} pin is already high impedance.




图 7-2. TS Battery Temperature Bias Threshold and Deglitch Timers




图 7-3. Power Up Flow Diagram

7.3.5 Overvoltage Protection (OVP) - Continuously Monitored

If the input source applies an overvoltage, the pass FET, if previously on, turns off after a deglitch, $t_{BLK(OVP)}$. The timer ends and the \overline{CHG} pin goes to a high impedance state. Once the overvoltage returns to a normal voltage, timer continues, charge continues and the \overline{CHG} pin goes low after a 25-ms deglitch.

7.3.6 CHG Pin Indication

The charge pin has an internal open drain FET which is on (pulls down to V_{SS}) during the first charge only (independent of TTDM) and is turned off once the battery reaches voltage regulation and the charge current tapers to the termination threshold set by the PRE-TERM resistor.

The charge pin will be high impedance in sleep mode and OVP and return to its previous state when the condition is removed.

Cycling input power, pulling the TS pin low and releasing or entering precharge mode will cause the CHG pin to reset and is considered the start of a first charge.

7.3.7 CHG LED Pullup Source

For host monitoring, a pullup resistor is used between the STATUS pin and the V_{CC} of the host and for a visual indication a resistor in series with an LED is connected between the STATUS pin and a power source. If the \overline{CHG} source can exceed 7 V, a 6.2-V Zener diode should be used to clamp the voltage. If the source is the OUT pin, note that as the battery changes voltage, the brightness of the LEDs vary.

CHARGING STATE	CHG FET/LED			
1st Charge	ON			
Refresh Charge				
OVP	OFF			
SLEEP				
TEMP FAULT	ON for 1st Charge			

7.3.8 Input DPM Mode (V_{IN}-DPM or IN-DPM)

The IN-DPM feature is used to detect an input source voltage that is folding back (voltage dropping), reaching its current limit due to an excessive load. When the input voltage drops to the $V_{\text{IN-DPM}}$ threshold the internal pass FET starts to reduce the current until there is no further drop in voltage at the input. This would prevent a source with voltage less than $V_{\text{IN-DPM}}$ to power the out pin. This works well with current limited adaptors and USB ports as long as the nominal voltage is above 4.3 V and 4.4 V respectively. This is an added safety feature that helps protect the source from excessive loads.

7.3.9 OUT

The OUT pin of the charger provides current to the battery and to the system, if present. This IC can be used to charge the battery plus power the system, charge just the battery or just power the system (TTDM) assuming the loads do not exceed the available current. The OUT pin is a current limited source and is inherently protected against shorts. If the system load ever exceeds the output programmed current threshold, the output will be discharged unless there is sufficient capacitance or a charged battery present to supplement the excessive load.



7.3.10 ISET

An external resistor is used to Program the Output Current (10 mA to 1.0 A) and can be used as a current monitor.

$$R_{ISET} = K_{ISET} \div I_{OUT} \tag{1}$$

Where:


I_{OUT} is the desired fast charge current;

K_{ISET} is a gain factor found in the electrical specification

For greater accuracy at lower currents, part of the sense FET is disabled to give better resolution.

6-12 shows the transition from low current to higher current. Going from higher currents to low currents, there is hysteresis and the transition occurs around 0.15 A.

The ISET resistor is short protected and will detect a resistance lower than $*340~\Omega$. The detection requires at least 80 mA of output current. If a "short" is detected, then the IC will latch off and can only be reset by cycling the power. The OUT current is internally clamped to a maximum current between 1.05 A and 1.4 A and is independent of the ISET short detection circuitry, as shown in $\boxed{8}$ 7-5. Also, see $\boxed{8}$ 8-2 and $\boxed{6}$ 6-8.






图 7-5. Programmed / Clamped Out Current

7.3.11 TS

The TS pin has two additional features, when the TS pin is pulled low or floated/driven high. A low disables charge (similar to a CE feature) and a high puts the charger in TTDM.

Above 60°C or below 0°C the charge is disable. Once the thermistor reaches * – 10°C the TS current folds back to keep a cold thermistor (from – 10°C to – 50°C) from placing the IC in the TTDM mode. If the TS pin is pulled low into disable mode, the current is reduce to $*30~\mu$ A, see $\mbox{\em 7-2}$. Because the I_{TS} current is fixed along with the temperature thresholds, it is not possible to use thermistor values other than the 10k and 100k.

7.3.12 Termination and Timer Disable Mode (TTDM) -TS Pin High

The battery charger is in TTDM when the TS pin goes high from removing the thermistor (removing battery pack/ floating the TS pin) or by pulling the TS pin up to the TTDM threshold.

When entering TTDM, the 10 hour safety timer is held in reset and termination is disabled. A battery detect routine is run to see if the battery was removed or not. If the battery was removed then the \overline{CHG} pin will go to its high impedance state if not already there. If a battery is detected the \overline{CHG} pin does not change states until the current tapers to the termination threshold, where the \overline{CHG} pin goes to its high impedance state if not already there (the regulated output will remain on).

The charging profile does not change (still has precharge, fast-charge constant current and constant voltage modes). This implies the battery is still charged safely and the current is allowed to taper to zero.

When coming out of TTDM, the battery detect routine is run and if a battery is detected, then a new charge cycle begins and the CHG LED turns on.

If TTDM is not desired upon removing the battery with the thermistor, one can add a 237k resistor between TS and V_{SS} to disable TTDM. This keeps the current source from driving the TS pin into TTDM. This creates $*0.1^{\circ}$ C error at hot and a $*3^{\circ}$ C error at cold.

7.3.13 Timers

The precharge timer is set to 30 minutes. The precharge current, can be programmed to offset any system load, making sure that the 30 minutes is adequate.

The fast charge timer is fixed at 10 hours and can be increased real time by going into thermal regulation, IN-DPM or if in USB current limit. The timer clock slows by a factor of 2, resulting in a clock than counts half as fast when in these modes. If either the 30 minute or 10-hour timer times out, the charging is terminated and the $\overline{\text{CHG}}$ pin goes high impedance if not already in that state. The timer is reset by disabling the IC, cycling power, or going into and out of TTDM.

7.3.14 Termination

Once the OUT pin goes above VRCH, (reaches voltage regulation) and the current tapers down to the termination threshold, the $\overline{\text{CHG}}$ pin goes high impedance and a battery detect route is run to determine if the battery was removed or the battery is full. If the battery is present, the charge current terminates. If the battery was removed along with the thermistor, then the TS pin is driven high and the charge enters TTDM. If the battery was removed and the TS pin is held in the active region, then the battery detect routine continues until a battery is inserted.



7.3.15 Battery Detect Routine

The battery detect routine should check for a missing battery while keeping the OUT pin at a useable voltage. Whenever the battery is missing the $\overline{\text{CHG}}$ pin should be high impedance.

The battery detect routine is run when entering and exiting TTDM to verify if battery is present, or run all the time if battery is missing and not in TTDM. On power up, if battery voltage is greater than V_{RCH} threshold, a battery detect routine is run to determine if a battery is present.

The battery detect routine will be disabled while the IC is in TTDM or has a TS fault. See

▼ 7-6 for the Battery Detect Flow diagram.

7.3.16 Refresh Threshold

After termination, if the OUT pin voltage drops to VRCH (100 mV below regulation) then a new charge is initiated, but the CHG pin remains at a high impedance (off).

7.3.17 Starting a Charge on a Full Battery

The termination threshold is raised by \$14%, for the first minute of a charge cycle so if a full battery is removed and reinserted or a new charge cycle is initiated, that the new charge terminates (less than 1 minute). Batteries that have relaxed many hours may take several minutes to taper to the termination threshold and terminate charge.






图 7-6. Battery Detect Flow Diagram



7.4 Device Functional Modes

7.4.1 Sleep Mode

If the IN pin voltage is between $V_{OUT}+V_{DT}$ and UVLO, the charge current is disabled, the safety timer counting stops (not reset) and the \overline{CHG} pins are high impedance. As the input voltage rises and the charger exits sleep mode, the safety timer continues to count, charge is enabled and the \overline{CHG} pin returns to its previous state.

7.5 Programming

7.5.1 PRE_TERM - Precharge and Termination Programmable Threshold

Pre-Term is used to program both the precharge current and the termination current threshold, on the BQ2405x. The precharge current level is a factor of two higher than the termination current level. The termination can be set between 5 and 50% of the programmed output current level set by ISET. If left floating the termination and precharge are set internally at 10/20%, respectively. The precharge-to-fast-charge, V_{lowv} threshold is set to 2.5 V.

$$R_{PRE-TERM} = \text{\%Term} \times K_{TERM} = \text{\%Pre-CHG} \times K_{PRE-CHG}$$
 (2)

Where:


%Term is the percent of fast charge current where termination occurs; %Pre-CHG is the percent of fast charge current that is desired during precharge; K_{TERM} and $K_{PRE-CHG}$ are gain factors found in the electrical specifications.


7.5.2 ISET2

Is a 3-state input and programs the Input Current Limit/Regulation Threshold. A low will program a regulated fast charge current via the ISET resistor and is the maximum allowed input/output current for any ISET2 setting, Float will program a 100-mA Current limit and High will program a 500-mA Current limit. Note that initially the D+/D - detection will latch the charge mode according to the source detected (dedicated charger: ISET; USB Host: at 100 mA) until the ISET2 pin has changed states, indicating the processor or transceiver is controlling the pin.

The detection routine registers the input level (Low - High-Z - High) of the ISET2 pin typically 532 $\,\mu$ s after applying input power (V_{IN} > 3.4 V - UVLO). After the detection routine is complete, which is typically 100 ms after a pullup on the D+ or D - line or after typically 570 ms if no pullup, the IC monitors the ISET2 pin for a change of state. If the state changes (Low - High-Z - High) from the one registered, for more than 5 $\,\mu$ s, then the "detected" latched charge mode is released and is then controlled by the ISET2 pin. The completion of the detection routine varies due to the mechanical-plugging action of the USB cable; therefore, it is best to wait \geq 600 ms after V_{IN} > 3.4 V to take control of the ISET2 pin.

The following illustration shows two configurations for driving the 3-state ISET2 pin:





Copyright © 2023 Texas Instruments Incorporated

Submit Document Feedback



8 Application and Implementation

备注

以下应用部分中的信息不属于 TI 器件规格的范围,TI 不担保其准确性和完整性。TI 的客 户应负责确定器件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。


8.1 Application Information

The BQ2405x evaluation module (EVM) is used to perform a stand-alone evaluation for the BQ2405x device family. Refer to the 0.8-A, Single-Input, Single-Cell Li-Ion Battery Charger User's Guide for details.

8.2 Typical Applications

8.2.1 BQ2405x Charger Application Design Example

The BQ2405x chargers are designed to deliver up to 800 mA of continuous current to the battery output when programmed with a resistor on the ISET pin and is programmed for typically 540 mA at the factory. The USB current limit modes are selected by the ISET2 pin and ISET2 pin programs the charge current using the ISET resistor.



 $I_{OUT\ FAST\ CHG}$ = 540 mA; $I_{OUT\ PRE\ CHG}$ = 108 mA; $I_{OUT\ TERM}$ = 54 mA

图 8-1. Typical Application Circuit, BQ24050, BQ24052

8.2.1.1 Design Requirements

- Supply voltage = 5 V
- Fast charge current: I_{OUT-FC} = 540 mA; ISET-pin 2
- Termination Current Threshold: %_{IOUT-FC} = 10% of Fast Charge or ≉54 mA
- Precharge Current by default is twice the termination Current or ≉108 mA
- TS Battery Temperature Sense = 10-k Ω NTC (103AT)

8.2.1.2 Detailed Design Procedure

8.2.1.2.1 Program the Fast Charge Current, ISET

 $R_{ISET} = [K_{(ISET)} / I_{(OUT)}]$

from electrical characteristics table. . . $K_{(SET)}$ = 540 $A\Omega$

 $R_{ISET} = [540A\Omega/0.54A] = 1.0 k\Omega$

Selecting the closest standard value, use a 1-k Ω resistor between ISET (pin 16) and V_{SS}.

8.2.1.2.2 Program the Termination Current Threshold, ITERM

 $R_{PRE-TERM} = K_{(TERM)} \times \%_{IOUT-FC}$

 $R_{PRF-TERM} = 200\Omega/\% \times 10\% = 2 \text{ k}\Omega$

Selecting the closest standard value, use a 2-k Ω resistor between ITERM (pin 15) and Vss.

One can arrive at the same value by using 20% for a precharge value (factor of 2 difference).

 $R_{PRE-TERM} = K_{(PRE-CHG)} \times \%_{IOUT-FC}$

 $R_{PRF-TFRM} = 100\Omega/\% \times 20\% = 2 k\Omega$

8.2.1.2.3 TS Function

Use a 10-k Ω NTC thermistor in the battery pack (103AT).

To disable the temp sense function, use a fixed 10-k Ω resistor between the TS (Pin 1) and V_{SS}.

8.2.1.2.4 CHG

LED Status: connect a 1.5-k Ω resistor in series with a LED between the OUT pin and the \overline{CHG} pin.


Processor Monitoring: Connect a pullup resistor between the power rail of the processor and the CHG pin.

8.2.1.2.5 Selecting IN and OUT Pin Capacitors

In most applications, all that is needed is a high-frequency decoupling capacitor (ceramic) on the power pin, input and output pins. Using the values shown on the application diagram, is recommended. After evaluation of these voltage signals with real system operational conditions, one can determine if capacitance values can be adjusted toward the minimum recommended values (DC load application) or higher values for fast high amplitude pulsed load applications. Note if designed for high input voltage sources (bad adaptors or wrong adaptors), the capacitor needs to be rated appropriately. Ceramic capacitors are tested to 2x their rated values so a 16-V capacitor may be adequate for a 30-V transient (verify tested rating with capacitor manufacturer).

8.2.1.3 Application Curves





9 Power Supply Recommendations

The devices are designed to operate from an input voltage supply range between 3.5 V and 28 V and current capability of at least the maximum designed charge current. This input supply should be well regulated. If located more than a few inches from the BQ2405x IN and GND terminals, a larger capacitor is recommended.




10 Layout

10.1 Layout Guidelines

To obtain optimal performance, the decoupling capacitor from IN to GND (thermal pad) and the output filter capacitors from OUT to GND (thermal pad) should be placed as close as possible to the BQ2405x, with short trace runs to both IN, OUT and GND (thermal pad).

- All low-current GND connections should be kept separate from the high-current charge or discharge paths from the battery. Use a single-point ground technique incorporating both the small signal ground path and the power ground path.
- The high current charge paths into IN pin and from the OUT pin must be sized appropriately for the maximum charge current in order to avoid voltage drops in these traces
- The BQ2405x family is packaged in a thermally enhanced MLP package. The package includes a thermal pad to provide an effective thermal contact between the IC and the printed circuit board (PCB); this thermal pad is also the main ground connection for the device. Connect the thermal pad to the PCB ground connection. It is best to use multiple 10-mill vias in the power pad of the IC and in close proximity to conduct the heat to the bottom ground plane. The bottom ground place should avoid traces that "cut off" the thermal path. The thinner the PCB the less temperature rise. The EVM PCB has a thickness of 0.031 inches and uses 2 oz. (2.8-mill thick) copper on top and bottom, and is a good example of optimal thermal performance.

10.2 Layout Example



10.3 Thermal Considerations

The BQ2405x family is packaged in a thermally enhanced MLP package. The package includes a thermal pad to provide an effective thermal contact between the IC and the printed circuit board (PCB). The power pad should be directly connected to the VSS pin. Full PCB design guidelines for this package are provided in the *QFN and SON PCB Attachment Application Report*. The most common measure of package thermal performance is thermal impedance (θ JA) measured (or modeled) from the chip junction to the air surrounding the package surface (ambient). The mathematical expression for θ JA is:

$$\theta_{JA} = (T_J - T) / P \tag{3}$$

Where:

 T_J = chip junction temperature

T = ambient temperature

P = device power dissipation

Factors that can influence the measurement and calculation of θ _{JA} include:

- 1. Whether or not the device is board mounted
- 2. Trace size, composition, thickness, and geometry
- 3. Orientation of the device (horizontal or vertical)
- 4. Volume of the ambient air surrounding the device under test and airflow
- 5. Whether other surfaces are in close proximity to the device being tested

Due to the charge profile of Li-Ion and Li-Pol batteries the maximum power dissipation is typically seen at the beginning of the charge cycle when the battery voltage is at its lowest. Typically after fast charge begins the pack voltage increases to \$\pm\$3.4 V within the first 2 minutes. The thermal time constant of the assembly typically takes a few minutes to heat up so when doing maximum power dissipation calculations, 3.4 V is a good minimum voltage to use. This is verified, with the system and a fully discharged battery, by plotting temperature on the bottom of the PCB under the IC (pad should have multiple vias), the charge current and the battery voltage as a function of time. The fast charge current will start to taper off if the part goes into thermal regulation.

The device power dissipation, P, is a function of the charge rate and the voltage drop across the internal PowerFET. It can be calculated from the following equation when a battery pack is being charged:

$$P = [V_{(IN)} - V_{(OUT)}] \times I_{(OUT)} + [V_{(OUT)} - V_{(OUT)}] \times I_{(OUT)}$$
(4)

The thermal loop feature reduces the charge current to limit excessive IC junction temperature. TI recommends that the design not run in thermal regulation for typical operating conditions (nominal input voltage and nominal ambient temperatures) and use the feature for nontypical situations such as hot environments or higher than normal input source voltage. With that said, the IC will still perform as described, if the thermal loop is always active.

10.3.1 Leakage Current Effects on Battery Capacity

To determine how fast a leakage current on the battery discharges, the battery is used for the calculation. The time from full to discharge can be calculated by dividing the Amp-Hour Capacity of the battery by the leakage current. For a 0.75AHr battery and a 10- μ A leakage current (750mAHr/0.010mA = 75000 hours), it would take 75k hours or 8.8 years to discharge. In reality, the self discharge of the cell is much faster, so the 10 μ A leakage would be considered negligible.



11 Device and Documentation Support

11.1 Device Support

11.1.1 第三方产品免责声明

TI 发布的与第三方产品或服务有关的信息,不能构成与此类产品或服务或保修的适用性有关的认可,不能构成此类产品或服务单独或与任何 TI 产品或服务一起的表示或认可。

11.2 Documentation Support

11.2.1 Related Documentation

For related documentation see the following: QFN and SON PCB Attachment Application Report

11.3 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新* 进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

11.4 支持资源

TI E2E[™] 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

11.5 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

11.6 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

11.7 术语表

TI 术语表

本术语表列出并解释了术语、首字母缩略词和定义。

Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2023 Texas Instruments Incorporated

Submit Document Feedback

重要声明和免责声明

TI 提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款 (https://www.ti.com/legal/termsofsale.html) 或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021,德州仪器 (TI) 公司 www.ti.com 23-May-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
BQ24050DSQR	Active	Production	WSON (DSQ) 10	3000 LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	0 to 125	CVC
BQ24050DSQR.A	Active	Production	WSON (DSQ) 10	3000 LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	0 to 125	CVC
BQ24050DSQR.B	Active	Production	WSON (DSQ) 10	3000 LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	0 to 125	CVC
BQ24050DSQT	Active	Production	WSON (DSQ) 10	250 SMALL T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	0 to 125	CVC
BQ24050DSQT.A	Active	Production	WSON (DSQ) 10	250 SMALL T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	0 to 125	CVC
BQ24050DSQT.B	Active	Production	WSON (DSQ) 10	250 SMALL T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	0 to 125	CVC
BQ24052DSQR	Active	Production	WSON (DSQ) 10	3000 LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	0 to 125	CGT
BQ24052DSQR.A	Active	Production	WSON (DSQ) 10	3000 LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	0 to 125	CGT
BQ24052DSQR.B	Active	Production	WSON (DSQ) 10	3000 LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	0 to 125	CGT
BQ24052DSQT	Active	Production	WSON (DSQ) 10	250 SMALL T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	0 to 125	CGT
BQ24052DSQT.A	Active	Production	WSON (DSQ) 10	250 SMALL T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	0 to 125	CGT
BQ24052DSQT.B	Active	Production	WSON (DSQ) 10	250 SMALL T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	0 to 125	CGT

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



PACKAGE OPTION ADDENDUM

www.ti.com 23-May-2025

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Feb-2021

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

All differsions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ24050DSQR	WSON	DSQ	10	3000	180.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
BQ24050DSQT	WSON	DSQ	10	250	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
BQ24052DSQR	WSON	DSQ	10	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
BQ24052DSQT	WSON	DSQ	10	250	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Feb-2021




*All dimensions are nominal

7 till difficilities die freminial							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
BQ24050DSQR	WSON	DSQ	10	3000	213.0	191.0	35.0
BQ24050DSQT	WSON	DSQ	10	250	213.0	191.0	35.0
BQ24052DSQR	WSON	DSQ	10	3000	213.0	191.0	35.0
BQ24052DSQT	WSON	DSQ	10	250	213.0	191.0	35.0



PLASTIC SMALL OUTLINE - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。 严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 版权所有 © 2025,德州仪器 (TI) 公司