







AMC1400

ZHCSPG9 - JULY 2022

AMC1400 采用 15mm 扩展型 SOIC 封装的 高阻抗 2V 输入增强型隔离放大器

1 特性

±250mV 输入电压范围,针对使用分流电阻器测量 电流进行了优化

固定增益:8.2 V/V

低直流误差:

- 失调电压误差: ±0.2mV(最大值)

- 温漂±0.9μV/°C(最大值) - 增益误差:±0.3%(最大值) - 增益漂移: ±30ppm/°C(最大值)

- 非线性度: 0.03%(最大值)

高侧和低侧以 3.3V 或 5V 电压运行

高侧电源缺失检测功能

高 CMTI: 100kV/µs(最小值)

低 EMI,符合 CISPR-11 和 CISPR-25 标准

≥15.7mm 爬电距离,扩展型 SOIC 封装

安全相关认证:

- 符合 DIN EN IEC 60747-17 (VDE 0884-17) 标 准的 7000V_{PK} 增强型隔离

- 符合 UL1577 标准且长达 1 分钟的 7500V_{RMS} 隔离

可在工业级工作温度范围内正常工作: -40°C至 +125°C

2 应用

- 基于分流电阻器的电流感应,可用于:
 - 电机驱动器
 - 变频器
 - 光伏逆变器
 - 风力涡轮机逆变器
 - 铁路运输系统

3 说明

AMC1400 是一款隔离式精密放大器,此放大器的输出 与输入电路由抗电磁干扰性能极强的隔离栅隔开。该隔 离栅经认证可提供高达 7.5 kV_{RMS} 的增强型电隔离, 符合 DIN EN IEC 60747-17 (VDE 0884-17) 和 UL1577标准,并且可支持高达2kV_{RMS}的工作电压。

该隔离层可将系统中以不同共模电压电平运行的各器件 隔开,防止高电压冲击导致低压侧器件电气损坏或对操 作员造成伤害。

AMC1400 的输入针对直接连接低阻抗分流电阻器或其 他具有低信号电平的低阻抗电压源的情况进行了优化。 出色的直流精度和低温漂移支持精确的电压检测,适用 于直流/直流转换器、太阳能或风力涡轮机逆变器、交 流电机驱动器或其他必须在高电压、高海拔或高度污染 环境下运行的应用。

AMC1400 采用 8 引脚 SOIC 封装, 其额定工业级工作 温度范围为 - 40°C 至 +125°C。

封装信息⁽¹⁾

器件型号	封装	封装尺寸 (标称值)
AMC1400	SOIC (8)	6.4 mm × 14.0 mm

(1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附 录。






Table of Contents

1 特性 1	7.1 Overview	17
2 应用	7.2 Functional Block Diagram	<mark>17</mark>
	7.3 Feature Description	17
4 Revision History2	7.4 Device Functional Modes	19
5 Pin Configuration and Functions3	8 Application and Implementation	20
6 Specifications4	8.1 Application Information	20
6.1 Absolute Maximum Ratings4	8.2 Typical Application	20
6.2 ESD Ratings4	8.3 Best Design Practices	24
6.3 Recommended Operating Conditions4	8.4 Power Supply Recommendations	25
6.4 Thermal Information5	8.5 Layout	26
6.5 Power Ratings5	9 Device and Documentation Support	
6.6 Insulation Specifications6	9.1 Documentation Support	<mark>27</mark>
6.7 Safety-Related Certifications7	9.2 接收文档更新通知	<mark>27</mark>
6.8 Safety Limiting Values7	9.3 支持资源	27
6.9 Electrical Characteristics8	9.4 Trademarks	27
6.10 Switching Characteristics9	9.5 Electrostatic Discharge Caution	<mark>27</mark>
6.11 Timing Diagram9	9.6 术语表	<mark>27</mark>
6.12 Insulation Characteristics Curves	10 Mechanical, Packaging, and Orderable	
6.13 Typical Characteristics11	Information	<mark>27</mark>
7 Detailed Description17	10.1 Mechanical Data	28

4 Revision History 注:以前版本的页码可能与当前版本的页码不同

DATE	REVISION	NOTES
July 2022	*	Initial Release



5 Pin Configuration and Functions



图 5-1. DWL Package, 8-Pin SOIC (Top View)

表 5-1. Pin Functions

	PIN	TYPE	DESCRIPTION
NO.	NAME	ITPE	DESCRIPTION
1	VDD1	High-side power	High-side power supply. ⁽¹⁾
2	INP	Analog input	Noninverting analog input. Either INP or INN must have a DC current path to GND1 to define the common-mode input voltage. (2)
3	INN	Analog input	Inverting analog input. Either INP or INN must have a DC current path to GND1 to define the common-mode input voltage. (2)
4	GND1	High-side ground	High-side analog ground.
5	GND2	Low-side ground	Low-side analog ground.
6	OUTN	Analog output	Inverting analog output.
7	OUTP	Analog output	Noninverting analog output.
8	VDD2	Low-side power	Low-side power supply. ⁽¹⁾

⁽¹⁾ See the *Power Supply Recommendations* section for power-supply decoupling recommendations.

⁽²⁾ See the *Layout* section for details.



6 Specifications

6.1 Absolute Maximum Ratings

see(1)

		MIN	MAX	UNIT
Power-supply voltage	High-side VDD1 to GND1	- 0.3	6.5	V
Power-supply voltage	Low-side VDD2 to GND2	- 0.3	6.5	v
Analog input voltage	INP, INN	GND1 - 6	VDD1 + 0.5	V
Output voltage	OUTP, OUTN	GND2 - 0.5	VDD2 + 0.5	V
Input current	Continuous, any pin except power-supply pins	- 10	10	mA
Temperature	Junction, T _J		150	°C
Temperature	Storage, T _{stg}	- 65	150	

⁽¹⁾ Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

6.2 ESD Ratings

			VALUE	UNIT
V	\	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
V(ESD)	Liectiostatic discriarge	Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 ⁽²⁾	±1000	v

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating ambient temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
POWER	SUPPLY					
	High-side power supply	VDD1 to GND1	3	5	5.5	V
	Low-side power supply	VDD2 to GND2	3	3.3	5.5	V
ANALOG	NPUT	,			,	
V _{Clipping}	Differential input voltage before clipping output	V _{IN} = V _{INP} - V _{INN}		±320		mV
V _{FSR}	Specified linear differential full-scale voltage	V _{IN} = V _{INP} - V _{INN}	- 250		250	mV
V _{CM}	Operating common-mode input voltage	(V _{INP} + V _{INN}) / 2 to GND1	- 0.16	VI 2.1	DD1 -	V
ANALOG	OUTPUT		I			
C _{LOAD}	Capacitive load	On OUTP or OUTN to GND2			500	pF
C _{LOAD}	Capacitive load	OUTP to OUTN			250	pF
R _{LOAD}	Resistive load	On OUTP or OUTN to GND2		10	1	kΩ
TEMPER	ATURE RANGE	,	ı			
T _A	Specified ambient temperature		- 40	25	125	°C

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.4 Thermal Information

	THERMAL METRIC(1)	DWL (SOIC)	UNIT
	I DERIMAL INIETRIC	8 PINS	UNII
R ₀ JA	Junction-to-ambient thermal resistance	63.2	°C/W
R _{θ JC(top)}	Junction-to-case (top) thermal resistance	26.1	°C/W
R ₀ JB	Junction-to-board thermal resistance	28.5	°C/W
ΨЈТ	Junction-to-top characterization parameter	7.8	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	26.8	°C/W
R _{θ JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.5 Power Ratings

	PARAMETER	TEST CONDITIONS	VALUE	UNIT
P _D	Maximum power dissipation (both sides)	VDD1 = VDD2 = 5.5 V	99	mW
	VDD1 = 3.6 V	31	mW	
P _{D1}	P _{D1} Maximum power dissipation (high-side)	VDD1 = 5.5 V	54	IIIVV
P _{D2}	Maximum power dissipation (low-side)	VDD2 = 3.6 V	26	mW
		VDD2 = 5.5 V	45	



6.6 Insulation Specifications

over operating ambient temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	VALUE	UNIT
GENER	AL			
CLR	External clearance ⁽¹⁾	Shortest pin-to-pin distance through air	≥ 14.7	mm
CPG	External creepage ⁽¹⁾	Shortest pin-to-pin distance across the package surface	≥ 15.7	mm
DTI	Distance through insulation	Minimum internal gap (internal clearance) of the double insulation	≥ 21	μm
СТІ	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	≥ 600	V
	Material group	According to IEC 60664-1	I	
	Overvoltage category	Rated mains voltage ≤ 600 V _{RMS}	I-IV	
	per IEC 60664-1	Rated mains voltage ≤ 1000 V _{RMS}	1-111	
DIN EN	IEC 60747-17 (VDE 0884-17)(2)			
V _{IORM}	Maximum repetitive peak isolation voltage	At AC voltage	2800	V _{PK}
\/	Maximum-rated isolation	At AC voltage (sine wave)	2000	V _{RMS}
V_{IOWM}	working voltage	At DC voltage	2800	V_{DC}
\/	Maximum transient	V _{TEST} = V _{IOTM} , t = 60 s (qualification test)	10600)
V_{IOTM}	isolation voltage	V _{TEST} = 1.2 × V _{IOTM} , t = 1 s (100% production test)	12720	- V _{PK}
V _{IMP}	Maximum impulse voltage ⁽³⁾	Tested in air, 1.2/50-µs waveform per IEC 62368-1	9800	V _{PK}
V _{IOSM}	Maximum surge isolation voltage ⁽⁴⁾	Tested in oil (qualification test), 1.2/50-µs waveform per IEC 62368-1	12800	V _{PK}
		Method a, after input/output safety test subgroups 2 and 3, $V_{ini} = V_{IOTM}, t_{ini} = 60 \text{ s}, V_{pd(m)} = 1.2 \times V_{IORM}, t_m = 10 \text{ s}$	≤ 5	
q _{pd}	Apparent charge ⁽⁵⁾	Method a, after environmental tests subgroup 1, $V_{ini} = V_{IOTM}$, $t_{ini} = 60$ s, $V_{pd(m)} = 1.6 \times V_{IORM}$, $t_m = 10$ s	≤ 5	pC
		Method b1, at routine test (100% production) and preconditioning (type test), $V_{ini} = V_{IOTM}$, $t_{ini} = 1$ s, $V_{pd(m)} = 1.875$ × V_{IORM} , $t_m = 1$ s	≤ 5	
C _{IO}	Barrier capacitance, input to output ⁽⁶⁾	V _{IO} = 0.5 V _{PP} at 1 MHz	~1.5	pF
		V _{IO} = 500 V at T _A = 25°C	> 10 ¹²	
R _{IO}	Insulation resistance, input to output ⁽⁶⁾	V_{IO} = 500 V at 100°C \leqslant T _A \leqslant 125°C	> 10 ¹¹	Ω
	par to sarpar	V _{IO} = 500 V at T _S = 150°C	> 10 ⁹	
	Pollution degree		2	
	Climatic category		55/125/21	
UL1577				
V _{ISO}	Withstand isolation voltage	$V_{TEST} = V_{ISO} = 7500 V_{RMS}$, t = 60 s (qualification), $V_{TEST} = 1.2 \times V_{ISO} = 9000 V_{RMS}$, t = 1 s (100% production test)	7500	V _{RMS}

- (1) Apply creepage and clearance requirements according to the specific equipment isolation standards of an application. Care must be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed circuit board (PCB) do not reduce this distance. Creepage and clearance on a PCB become equal in certain cases. Techniques such as inserting grooves, ribs, or both on a PCB are used to help increase these specifications.
- (2) This coupler is suitable for *safe electrical insulation* only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.
- (3) Testing is carried out in air to determine the surge immunity of the package.
- (4) Testing is carried in oil to determine the intrinsic surge immunity of the isolation barrier.
- (5) Apparent charge is electrical discharge caused by a partial discharge (pd).
- (6) All pins on each side of the barrier are tied together, creating a two-pin device.



6.7 Safety-Related Certifications

VDE	UL
DIN EN IEC 60747-17 (VDE 0884-17), EN IEC 60747-17, DIN EN IEC 62368-1 (VDE 0868-1), EN IEC 62368-1, IEC 62368-1 Clause : 5.4.3 ; 5.4.4.4 ; 5.4.9	Recognized under 1577 component recognition program
Reinforced insulation	Single protection
Certificate number: 40040142 (pending)	File number: E181974

6.8 Safety Limiting Values

Safety limiting⁽¹⁾ intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry. A failure of the I/O can allow low resistance to ground or the supply and, without current limiting, dissipate sufficient power to overheat the die and damage the isolation barrier potentially leading to secondary system failures.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Sofaty input output or aupply ourrent	R ₀ JA = 63.2°C/W, VDDx = 3.6 V, T _J = 150°C, T _A = 25°C			550	mA
I _S		R ₀ JA = 63.2°C/W, VDDx = 5.5 V, T _J = 150°C, T _A = 25°C			360	IIIA
Ps	Safety input, output, or total power	$R_{\theta JA} = 63.2$ °C/W, $T_J = 150$ °C, $T_A = 25$ °C			1980	mW
T _S	Maximum safety temperature				150	°C

The maximum safety temperature, T_S , has the same value as the maximum junction temperature, T_J , specified for the device. The I_S and P_S parameters represent the safety current and safety power, respectively. Do not exceed the maximum limits of I_S and P_S. These limits vary with the ambient temperature, T_{A} .

The junction-to-air thermal resistance, R _{b JA}, in the *Thermal Information* table is that of a device installed on a high-K test board for leaded surface-mount packages. Use these equations to calculate the value for each parameter:

 $T_J = T_A + R_{\theta JA} \times P$, where P is the power dissipated in the device.

 $T_{J(max)} = T_S = T_A + R_{\theta JA} \times P_S$, where $T_{J(max)}$ is the maximum junction temperature. $P_S = I_S \times VDD_{max}$, where VDD_{max} is the maximum supply voltage for high-side and low-side.



6.9 Electrical Characteristics

minimum and maximum specifications apply from $T_A = -40^{\circ}\text{C}$ to +125°C, VDD1 = 3.0 V to 5.5 V, VDD2 = 3.0 V to 5.5 V, INP = -250 mV to +250 mV, and INN = GND1; typical specifications are at $T_A = 25^{\circ}\text{C}$, VDD1 = 5 V, and VDD2 = 3.3 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
ANALOG	INPUT						
V _{OS}	Input offset voltage ⁽¹⁾ (2)	T _A = 25°C, INP = INN = GND1	- 0.2	±0.01	0.2	mV	
TCV _{OS}	Input offset drift ⁽¹⁾ (2) (4)		- 0.9	±0.1	0.9	μV/°C	
21.122		f_{IN} = 0 Hz, $V_{CM min} \leqslant V_{CM} \leqslant V_{CM max}$		- 100		4D	
CMRR	Common-mode rejection ratio	f_{IN} = 10 kHz, $V_{\text{CM min}} \leqslant V_{\text{CM}} \leqslant V_{\text{CM max}}$		- 98		dB	
R _{IN}	Single-ended input resistance	INN = GND1		19		k Ω	
R _{IND}	Differential input resistance			22		k Ω	
I _{IB}	Input bias current	INP = INN = GND1; I _{IB} = (I _{IBP} + I _{IBN}) / 2	- 41	- 30	- 24	μΑ	
I _{IO}	Input offset current	I _{IO} = I _{IBP} - I _{IBN} ; INP = INN = GND1		±5		nA	
C _{IN}	Single-ended input capacitance	INN = GND1, f _{IN} = 275 kHz		2		pF	
C _{IND}	Differential input capacitance	f _{IN} = 275 kHz		1		pF	
ANALOG	OUTPUT						
	Nominal gain			8.2		V/V	
E _G	Gain error ⁽¹⁾	T _A = 25°C	- 0.3%	±0.04%	0.3%		
TCE _G	Gain drift ^{(1) (5)}		- 30	±5	30	ppm/°C	
	Nonlinearity ⁽¹⁾		- 0.03%	±0.01%	0.03%		
THD	Total harmonic distortion ⁽³⁾	f _{IN} = 10 kHz		- 85		dB	
	Output noise	INP = INN = GND1, f _{IN} = 0 Hz, BW = 100 kHz brickwall filter		230		μV _{RMS}	
SNR	Signal to paige ratio	f _{IN} = 1 kHz, BW = 10 kHz	81.5 85			dB	
	Signal-to-noise ratio	f _{IN} = 10 kHz, BW = 100 kHz		72		uБ	
		PSRR vs VDD1, at DC		- 100			
	Power-supply rejection ratio ⁽²⁾	PSRR vs VDD1, 100-mV and 10-kHz ripple		- 96		٩D	
PSRR		PSRR vs VDD2, at DC		- 106		dB	
		PSRR vs VDD2, 100-mV and 10-kHz ripple		- 86			
V _{CMout}	Common-mode output voltage		1.39	1.44	1.49	V	
V _{CLIPout}	Clipping differential output voltage	$V_{OUT} = (V_{OUTP} - V_{OUTN});$ $ V_{IN} = V_{INP} - V_{INN} > V_{Clipping} $	- 2.52	±2.49	2.52	V	
V _{Failsafe}	Failsafe differential output voltage	VDD1 missing	- 2.63	- 2.57	- 2.53	V	
BW	Output bandwidth		250	310		kHz	
R _{OUT}	Output resistance	On OUTP or OUTN		< 0.2		Ω	
	Output short-circuit current	On OUTP or OUTN, sourcing or sinking, INN = INP = GND1, outputs shorted to either GND2 or VDD2		14		mA	
CMTI	Common-mode transient immunity		100	150		kV/µs	



6.9 Electrical Characteristics (continued)

minimum and maximum specifications apply from $T_A = -40^{\circ}\text{C}$ to +125°C, VDD1 = 3.0 V to 5.5 V, VDD2 = 3.0 V to 5.5 V, INP = -250 mV to +250 mV, and INN = GND1; typical specifications are at $T_A = 25^{\circ}\text{C}$, VDD1 = 5 V, and VDD2 = 3.3 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
POWER S	SUPPLY		1				
 	VDD1 undervoltage detection threshold	VDD1 rising	2.5	2.7	2.9	V	
		VDD1 falling	2.4	2.6	2.8	V	
VDD2 _{UV}	VDD2 undervoltage detection threshold	VDD2 rising	2.2	2.45	2.65	V	
		VDD2 falling	1.85	2.0	2.2		
IDD1	Himb side sumply summed	3.0 V ≤ VDD1 ≤ 3.6 V		6.3	8.5	Λ	
	High-side supply current	4.5 V ≤ VDD1 ≤ 5.5 V		7.2	9.8	mA	
IDD2	Lauraida arrador arrado	3.0 V ≤ VDD2 ≤ 3.6 V		5.3	7.2	mA	
	Low-side supply current	4.5 V ≤ VDD2 ≤ 5.5 V		5.9	8.1		

- (1) The typical value includes one standard deviation (sigma) at nominal operating conditions.
- (2) This parameter is input referred.
- (3) THD is the ratio of the rms sum of the amplitudes of first five higher harmonics to the amplitude of the fundamental.
- (4) Offset error temperature drift is calculated using the box method, as described by the following equation: TCV_{OS} = (Value_{MAX} - Value_{MIN}) / TempRange
- (5) Gain error temperature drift is calculated using the box method, as described by the following equation: TCE_G (ppm) = (Value_{MAX} - Value_{MIN}) / (Value_(T=25℃) x TempRange) x 10⁶

6.10 Switching Characteristics

over operating ambient temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _r	Output signal rise time			1.3		μs
t _f	Output signal fall time			1.3		μs
	V _{INx} to V _{OUTx} signal delay (50% - 10%)	Unfiltered output		1	1.5	μs
	V _{INx} to V _{OUTx} signal delay (50% - 50%)	Unfiltered output		1.6	2.1	μs
	V _{INx} to V _{OUTx} signal delay (50% - 90%)	Unfiltered output		2.5	3	μs
t _{AS}	Analog settling time	VDD1 step to 3.0 V with VDD2 \geqslant 3.0 V, to V _{OUTP} , V _{OUTN} valid, 0.1% settling		500		μs

6.11 Timing Diagram





图 6-1. Rise, Fall, and Delay Time Definition



6.12 Insulation Characteristics Curves







图 6-2. Thermal Derating Curve for Safety-Limiting Current per VDE

图 6-3. Thermal Derating Curve for Safety-Limiting Power per VDE




T_A up to 150°C, stress-voltage frequency = 60 Hz, isolation working voltage = 2000 V_{RMS}, operating lifetime = 34 year 图 6-4. Reinforced Isolation Capacitor Lifetime Projection

Submit Document Feedback


Copyright © 2022 Texas Instruments Incorporated




6.13 Typical Characteristics
































7 Detailed Description

7.1 Overview

The AMC1400 is a fully differential, precision, isolated amplifier. The input stage of the device consists of a fully differential amplifier that drives a second-order, delta-sigma ($\Delta \Sigma$) modulator. The modulator converts the analog input signal into a digital bitstream that is transferred across the isolation barrier that separates the high-side from the low-side. On the low-side, the received bitstream is processed by a fourth-order analog filter that outputs a differential signal at the OUTP and OUTN pins that is proportional to the input signal.

The SiO₂-based, capacitive isolation barrier supports a high level of magnetic field immunity, as described in the *ISO72x Digital Isolator Magnetic-Field Immunity* application report. The digital modulation used in the AMC1400 to transmit data across the isolation barrier, and the isolation barrier characteristics itself, result in high reliability and common-mode transient immunity.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Analog Input

The differential amplifier input stage of the AMC1400 feeds a second-order, switched-capacitor, feed-forward $\Delta \Sigma$ modulator. The gain of the differential amplifier is set by internal precision resistors with a differential input impedance of R_{IND}. The modulator converts the analog input signal into a bitstream that is transferred across the isolation barrier, as described in the *Isolation Channel Signal Transmission* section.

There are two restrictions on the analog input signals INP and INN. First, if the input voltages V_{INP} or V_{INN} exceed the range specified in the *Absolute Maximum Ratings* table, the input currents must be limited to the absolute maximum value, because the electrostatic discharge (ESD) protection turns on. In addition, the linearity and parametric performance of the device are ensured only when the analog input voltage remains within the linear full-scale range (V_{ESR}) and within the common-mode input voltage range (V_{CM}), as specified in the *Recommended Operating Conditions* table.

7.3.2 Isolation Channel Signal Transmission

The AMC1400 uses an on-off keying (OOK) modulation scheme, as shown in 🔯 7-1, to transmit the modulator output bitstream across the SiO₂-based isolation barrier. The transmit driver (TX) shown in the *Functional Block Diagram* transmits an internally-generated, high-frequency carrier across the isolation barrier to represent a digital *one* and does not send a signal to represent a digital *zero*. The nominal frequency of the carrier used inside the AMC1400 is 480 MHz.

The receiver (RX) on the other side of the isolation barrier recovers and demodulates the signal and provides the input to the fourth-order analog filter. The AMC1400 transmission channel is optimized to achieve the highest level of common-mode transient immunity (CMTI) and lowest level of radiated emissions caused by the high-frequency carrier and RX/TX buffer switching.




图 7-1. OOK-Based Modulation Scheme



7.3.3 Analog Output

The AMC1400 offers a differential analog output comprised of the OUTP and OUTN pins. For differential input voltages ($V_{INP} - V_{INN}$) in the range from -250 mV to +250 mV, the device provides a linear response with a nominal gain of 8.2. For example, for a differential input voltage of 250 mV, the differential output voltage ($V_{OUTP} - V_{OUTN}$) is 2.05 V. At zero input (INP shorted to INN), both pins output the same common-mode output voltage V_{CMout} , as specified in the *Electrical Characteristics* table. For absolute differential input voltages greater than 250 mV but less than 320 mV, the differential output voltage continues to increase in magnitude but with reduced linearity performance. The outputs saturate at a differential output voltage of $V_{CLIPout}$, as shown in \mathbb{Z} 7-2, if the differential input voltage exceeds the $V_{Clipping}$ value.




图 7-2. Output Behavior of the AMC1400

The AMC1400 offers a fail-safe feature that simplifies diagnostics on a system level.

▼ 7-2 shows the fail-safe mode, in which the AMC1400 outputs a negative differential output voltage that does not occur under normal operating conditions. The fail-safe output is active in two cases:

- When the high-side supply is missing or below the VDD1_{UV} threshold
- When the common-mode input voltage, that is V_{CM} = (V_{INP} + V_{INN}) / 2, exceeds the common-mode overvoltage detection level V_{CMov}

Use the maximum V_{FAILSAFE} voltage specified in the *Electrical Characteristics* table as a reference value for fail-safe detection on a system level.

7.4 Device Functional Modes

The AMC1400 is operational when the power supplies VDD1 and VDD2 are applied, as specified in the *Recommended Operating Conditions* table.



8 Application and Implementation

备注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

With its stretched SOIC package, the AMC1400 is specifically designed for isolated, high precision, shunt-based current sensing in applications with 800-V and higher working voltages. This device is designed for operating in harsh environments with a high pollution degree or high altitudes.

8.2 Typical Application

🛚 8-1 depicts a simplified block diagram of a solar inverter supporting a 1000-V_{DC} string voltage where the AMC1400 is used to monitor the current on the 1200-V DC link. The output current of the boost converter flows through a shunt resistor (RSHUNT) and produces a voltage drop that is sensed by the AMC1400. The AMC1400 outputs a differential analog voltage that is proportional to the input signal and galvanically isolated from the high-voltage side. The differential output voltage is typically routed to an analog-to-digital converter (ADC) of a microcontroller (MCU) to complete the current-sensing signal chain. The AMC1411 is used in the same application for measuring the DC link voltage. Both devices share a common high-side power supply based on the SN6501 push-pull driver and a transformer that supports the desired isolation voltage ratings.

The stretched SOIC package, differential input, differential output, and the high common-mode transient immunity (CMTI) of the AMC1400 ensure reliable and accurate operation in high-noise environments while meeting IEC standards for reinforced isolation at 1 kV and higher working voltages.

Product Folder Links: AMC1400






图 8-1. Using the AMC1400 for Current Sensing in a Typical Application



8.2.1 Design Requirements

表 8-1 lists the parameters for this typical application.

表 8-1. Design Requirements

PARAMETER	VALUE
DC link voltage	1200 V (maximum)
Overvoltage category	III
Pollution degree	2
Altitude	≤2000 m
High-side supply voltage	3.3 V or 5 V
Low-side supply voltage	3.3 V or 5 V
Transient peak DC link current	10 A
Nominal DC link current	4 A
Voltage drop across RSHUNT for a linear response	±250 mV (maximum)
Maximum voltage drop across RSHUNT before clipping	±320 mV (maximum)

8.2.2 Detailed Design Procedure

The value of the shunt resistor (RSHUNT) is selected such that the transient peak DC link current (10 A) produces a voltage drop across the shunt resistor that matches the linear full-scale input range of the AMC1400 (250 mV). Consider the following two restrictions when selecting the value of the shunt resistor:

- The voltage drop across the shunt caused by the nominal-rated DC link current range must not exceed the recommended differential input voltage range for a linear response: $|V_{SHUNT}| \leq |V_{FSR}|$
- The voltage drop caused by the maximum allowed overcurrent must not exceed the input voltage that causes a clipping output: $|V_{SHUNT}| \leq |V_{Clipping}|$

In this example, a 25-m Ω shunt resistor is selected (RSHUNT = 250 mV / 10 A).

At the nominal-rated current, the power dissipation in the shunt resistor is R × I^2 = 25 m Ω × (4 A) 2 = 0.4 W. For surface-mounted shunts, the heat is mainly dissipated via the device terminals and the printed circuit board (PCB) traces. The power rating of a shunt is typically specified for a 70°C terminal temperature and derated for higher temperatures. This rating ensures that the shunt itself does not exceed its specified maximum operating temperature at the rated power dissipation. Careful PCB design is required not to exceed the terminal temperature at the rated power dissipation. Using wide copper traces to spread the heat over a larger area of the PCB, heat sinks, and air flow can improve the thermal design.

Product Folder Links: AMC1400



8.2.2.1 Input Filter Design

Place an RC filter in front of the isolated amplifier to improve the signal-to-noise performance of the signal path. Design the input filter such that:

- The cutoff frequency of the filter is at least one order of magnitude lower than the sampling frequency (20 MHz) of the $\Delta \Sigma$ modulator
- The input bias current does not generate a significant voltage drop across the DC impedance of the input filter
- The impedances measured from the analog inputs are equal

For most applications, the structure shown in \(\begin{align*} \text{8-2 achieves excellent performance.} \end{align*} \)




图 8-2. Differential Input Filter

8.2.2.2 Differential to Single-Ended Output Conversion

8-3 shows an example of a TLV9001-based signal conversion and filter circuit for systems using single-ended input ADCs to convert the analog output voltage into digital. With R1 = R2 = R3 = R4, the output voltage equals $(V_{OUTP} - V_{OUTN}) + V_{REF}$. Tailor the bandwidth of this filter stage to the bandwidth requirement of the system and use NP0-type capacitors for best performance. For most applications, R1 = R2 = R3 = R4 = 3.3 k Ω and C1 = C2 = 330 pF yields good performance.




图 8-3. Connecting the AMC1400 Output to a Single-Ended Input ADC

For more information on the general procedure to design the filtering and driving stages of SAR ADCs, see the 18-Bit, 1MSPS Data Acquisition Block (DAQ) Optimized for Lowest Distortion and Noise and 18-Bit Data Acquisition Block (DAQ) Optimized for Lowest Power reference guides, available for download at www.ti.com.



8.2.3 Application Curve

One important aspect of a power-stage design is the effective detection of an overcurrent condition to protect the switching devices and passive components from damage. To power off the system quickly in the event of an overcurrent condition, a low delay caused by the isolated amplifier is required. 8-4 shows the typical full-scale step response of the AMC1400.




图 8-4. Step Response of the AMC1400

8.3 Best Design Practices

Do not leave the inputs of the AMC1400 unconnected (floating) when the device is powered up. If the device inputs are left floating, the input bias current may drive the inputs to a positive value that exceeds the operating common-mode input voltage and the output voltage may not be valid.

Connect the high-side ground (GND1) to INN, either by a hard short or through a resistive path. A DC current path between INN and GND1 is required to define the input common-mode voltage. Take care not to exceed the input common-mode range, as specified in the *Recommended Operating Conditions* table. For best accuracy, route the ground connection as a separate trace that connects directly to the shunt resistor rather than shorting GND1 to INN directly at the input to the device. See the *Layout* section for more details.



8.4 Power Supply Recommendations

The AMC1400 does not require any specific power-up sequencing. The high-side power supply (VDD1) is decoupled with a low-ESR, 100-nF capacitor (C1) parallel to a low-ESR, 1- μ F capacitor (C2). The low-side power supply (VDD2) is equally decoupled with a low-ESR, 100-nF capacitor (C3) parallel to a low-ESR, 1- μ F capacitor (C4). Place all four capacitors (C1, C2, C3, and C4) as close to the device as possible.

The ground reference for the high-side (GND1) is derived from the end of the shunt resistor, which is connected to the negative input (INN) of the device. For best DC accuracy, use a separate trace (as shown in 88-5) to make this connection instead of shorting GND1 to INN directly at the device input. If a four-terminal shunt is used, the device inputs are connected to the inner leads and GND1 is connected to the outer lead on the INN-side of the shunt.




图 8-5. Decoupling of the AMC1400

Capacitors must provide adequate effective capacitance under the applicable DC bias conditions they experience in the application. Multilayer ceramic capacitors (MLCCs) typically exhibit only a fraction of their nominal capacitance under real-world conditions and this factor must be taken into consideration when selecting these capacitors. This problem is especially acute in low-profile capacitors, in which the dielectric field strength is higher than in taller components. Reputable capacitor manufacturers provide capacitance versus DC bias curves that greatly simplify component selection.



8.5 Layout

8.5.1 Layout Guidelines

⊗ 8-6 shows a layout recommendation with the critical placement of the decoupling capacitors (as close as possible to the AMC1400 supply pins) and placement of the other components required by the device. For best performance, place the shunt resistor close to the INP and INN inputs of the AMC1400 and keep the layout of both connections symmetrical.

The ground pin (GND1) of the AMC1400 is connected to the same end of the shunt resistor that is connected to the negative input pin (INN) of the AMC1400. If a four-pin shunt is used, the input pins (INN and INP) of the AMC1400 are connected to the inner leads, and the GND1 pin is connected to the outer lead on the INN-side of the shunt resistor. To minimize offset and improve accuracy, route the ground connection as a separate trace that connects directly to the shunt resistor rather than shorting GND1 to INN directly at the input to the device.

8.5.2 Layout Example




图 8-6. Recommended Layout of the AMC1400



9 Device and Documentation Support

9.1 Documentation Support

9.1.1 Related Documentation

For related documentation, see the following:

- · Texas Instruments, Isolation Glossary application note
- Texas Instruments, Semiconductor and IC Package Thermal Metrics application note
- Texas Instruments, ISO72x Digital Isolator Magnetic-Field Immunity application note
- Texas Instruments, TLV900x Low-Power, RRIO, 1-MHz Operational Amplifier for Cost-Sensitive Systems data sheet
- Texas Instruments, TPS763 Low-Power, 150-mA, Low-Dropout Linear Regulator data sheet
- Texas Instrument, SN6501 Transformer Driver for Isolated Power Supplies data sheet
- Texas Instruments, 18-Bit, 1-MSPS Data Acquisition Block (DAQ) Optimized for Lowest Distortion and Noise reference guide
- Texas Instruments, 18-Bit, 1-MSPS Data Acquisition Block (DAQ) Optimized for Lowest Power reference guide
- · Texas Instruments, Isolated Amplifier Voltage Sensing Excel Calculator design tool
- Texas Instruments, Best in Class Radiated Emissions EMI Performance with the AMC1300B-Q1 Isolated Amplifier technical white paper

9.2 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新* 进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

9.3 支持资源

TI E2E™ 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

9.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.6 术语表

TI术语表本术语表列出并解释了术语、首字母缩略词和定义。

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2022 Texas Instruments Incorporated



10.1 Mechanical Data


DWL0008A



PACKAGE OUTLINE

SOIC - 4.034 mm max height

PLASTIC SMALL OUTLINE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0,15 mm per side.
 4. This dimension does not include interlead flash.




EXAMPLE BOARD LAYOUT

DWL0008A

SOIC - 4.034 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




EXAMPLE STENCIL DESIGN

DWL0008A

SOIC - 4.034 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

- Laser cutting apertures with trapezoidal walls and rounded comers may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.

www.ti.com

18-Jul-2025

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
AMC1400DWLR	Active	Production	SOIC (DWL) 8	500 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	1400
AMC1400DWLR.A	Active	Production	SOIC (DWL) 8	500 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	1400
AMC1400DWLR.B	Active	Production	SOIC (DWL) 8	500 LARGE T&R	-	Call TI	Call TI	-40 to 125	

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF AMC1400:

Automotive : AMC1400-Q1

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



PACKAGE OPTION ADDENDUM


www.ti.com 18-Jul-2025

NOTE. Qualified version Delifficion	Qualified Version Definitio	ns
-------------------------------------	-----------------------------	----

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects



PLASTIC SMALL OUTLINE




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 mm per side.
- 4. This dimension does not include interlead flash.



PLASTIC SMALL OUTLINE




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PLASTIC SMALL OUTLINE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。 严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 版权所有 © 2025,德州仪器 (TI) 公司