



ZHCSA63B-AUGUST 2012-REVISED NOVEMBER 2012

# 四通道, 250 每秒百万次采样 (MSPS) 接收器和反馈模数转换器 (ADC)

### 查询样品: ADS58H40

# 特性

- 四通道 .
- 三个不同的运行模式:
  - 11 位: 250MSPS
  - 11 位 SNRBoost<sup>3G+</sup>: 250MSPS
  - 14 位: 250MSPS (突发模式)
- 最大采样数据速率: 250MSPS
- 功率耗散:
  - 11 位模式: 每通道 365mW
- SNRBoost<sup>3G+</sup> 带宽: 2x 45MHz 或者 90MHz
- **170MHz IF** 上的频谱性能(典型值):
  - 信噪比 (SNR): 在 SNRBoost<sup>3G+</sup> 的 90MHz 波 段下为 70.5dBFS
  - 无杂散动态范围 (SFDR): 85dBc
- DDR 低压差分信令 (LVDS) 数字输出接口
- 144 热层球状引脚栅格阵列封装 (BGA) (10mm x • 10mm)

# 应用范围

- 多载波 GSM 蜂窝基础设施基站
- 多载波多模式蜂窝基础设施基站
- 针对无线基础设施有源天线阵列
- 通信测试设备

### 说明

ADS58H40 是一款高线性, 四通道, 14 位,250MSPS 模数转换器 (ADC)。 四个 ADC 通道被 分成两块,每块有两个 ADC。 每个块可被独立配置成 为三个不同的运行模式。一个运行模式包括 SNRBoost<sup>3G+</sup> 信号处理技术的实现来在只使用 11 位 分辨率的情况下在高达

90MHz 带宽内提供高信噪比 (SNR)。 针对低功耗和高 无杂散动态范围 (SFDR) 而设计,此 ADC 具有低噪声 性能以及在宽输入频率范围内出色的 SFDR。



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.



#### ZHCSA63B-AUGUST 2012-REVISED NOVEMBER 2012

www.ti.com.cn



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PRODUCT	PACKAGE- LEAD	PACKAGE DESIGNATOR	IEMPERATURE		LEAD AND BALL FINISH	PACKAGE MARKING	ORDERING NUMBER	TRANSPORT MEDIA			
	BGA-144	A-144 ZCR -40°C to +85°C GREEN (RoHS, CuNiPdAu		40%C to USERC GREEN (RoHS, CUNIDIAL)		ADS58H40I	ADS58H40IZCR	Tray			
ADS58H40	DGA-144	ZCR	-40°C 10 +65°C	no SB or BR)	CUNIPGAU	AD556H40I	ADS58H40IZCRR	Tape and Reel			

# PACKAGE AND ORDERING INFORMATION<sup>(1)</sup>

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or visit the device product folder at www.ti.com.

(2) These packages conform to Lead (Pb)-free and green manufacturing specifications. Additional details including specific material content can be accessed at www.ti.com/leadfree.

GREEN: TI defines Green to mean Lead (Pb)-Free and in addition, uses less package materials that do not contain halogens, including bromine (Br), or antimony (Sb) above 0.1% of total product weight.

N/A: Not yet available Lead (Pb)-Free; for estimated conversion dates, go to www.ti.com/leadfree.

Pb-FREE: TI defines Lead (Pb)-Free to mean RoHS compatible, including a lead concentration that does not exceed 0.1% of total product weight, and, if designed to be soldered, suitable for use in specified lead-free soldering processes.

# ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Over operating free-air temperature range, unless otherwise noted.

		VALUE	UNIT
	AVDD33	-0.3 to +3.6	V
Supply voltage range	AVDD	-0.3 to +2.1	V
	DRVDD	-0.3 to +2.1	V
	AVSS and DRVSS	-0.3 to +0.3	V
Valtage between	AVDD and DRVDD	-2.4 to +2.4	V
Voltage between	AVDD33 and DRVDD	-2.4 to +3.9	V
	AVDD33 and AVDD	-2.4 to +3.9	V
	XINP, XINM	-0.3 to minimum (1.9, AVDD + 0.3)	V
Voltage applied to input pins	CLKP, CLKM <sup>(2)</sup>	-0.3 to minimum (1.9, AVDD + 0.3)	V
	RESET, SCLK, SDATA, SEN, SNRB, TRIG_EN, PDN	-0.3 to +3.9	V
	Operating free-air, T <sub>A</sub>	-40 to +85	°C
Temperature	Operating junction, T <sub>J</sub>	+150	°C
	Storage, T <sub>stg</sub>	-65 to +150	°C
Electrostatic discharge (ESD) ratings	Human body model (HBM)	2	kV

(1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.

(2) When AVDD is turned off, TI recommends switching off the input clock (or ensuring the voltage on CLKP and CLKM is less than | 0.3 V |). This recommendation prevents the ESD protection diodes at the clock input pins from turning on.



ZHCSA63B - AUGUST 2012 - REVISED NOVEMBER 2012

# THERMAL INFORMATION

		ADS58H40	
	THERMAL METRIC <sup>(1)</sup>	ZCR (BGA)	UNITS
		144 PINS	
$\theta_{JA}$	Junction-to-ambient thermal resistance	35.9	
θ <sub>JCtop</sub>	Junction-to-case (top) thermal resistance	5.1	
θ <sub>JB</sub>	Junction-to-board thermal resistance	12.6	°C04/
ΨJT	Junction-to-top characterization parameter	0.1	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	12.4	
θ <sub>JCbot</sub>	Junction-to-case (bottom) thermal resistance	N/A	

(1) 有关传统和新的热度量的更多信息,请参阅/C 封装热度量应用报告, SPRA953。

# **RECOMMENDED OPERATING CONDITIONS**

			MIN	NOM	MAX	UNIT
SUPPLIE	S					
AVDD33			3.15	3.3	3.45	V
AVDD	Supply voltage		1.8	1.9	2.0	V
DRVDD			1.7	1.8	2.0	V
ANALOG	INPUTS					
	Differential input voltage range			2		V <sub>PP</sub>
	Input common-mode voltage		V <sub>CI</sub>	<sub>M</sub> ± 0.025		V
	Analog input common-mode current	t (per input pin of each channel)		1.5		µA/MSPS
	VCM current capability			5		mA
		2-V <sub>PP</sub> input amplitude <sup>(1)</sup>		400		MHz
	Maximum analog input frequency	1.4-V <sub>PP</sub> input amplitude		500		MHz
CLOCK I	NPUTS					
	Input clock sample rate		184 <sup>(2)</sup>		250	MSPS
		Sine wave, ac-coupled	0.2	1.5		V <sub>PP</sub>
	Input clock amplitude differential	LVPECL, ac-coupled		1.6		V <sub>PP</sub>
	$(V_{CLKP} - V_{CLKM})$	LVDS, ac-coupled		0.7		V <sub>PP</sub>
		LVCMOS, single-ended, ac-coupled		1.8		V <sub>PP</sub>
	Input clock duty cycle		40%	50%	60%	
DIGITAL	OUTPUTS					
C <sub>LOAD</sub>	Maximum external load capacitance (default strength)	e from each output pin to DRVSS		3.3		pF
R <sub>LOAD</sub>	Differential load resistance between	the LVDS output pairs (LVDS mode)		100		Ω
TEMPER	ATURE RANGE					
T <sub>A</sub>	Operating free-air temperature	-40		+85	°C	
-		Recommended			+105	°C
TJ	Operating junction temperature	Maximum rated <sup>(3)</sup>			+125	°C

(1) See the *Theory of Operation* section.

(2) The minimum *functional clock speed* can be 10 MSPS after writing the following special modes: address 4Ah, value 01h; address 62h, value 01h; address 92h, value 01h; and address 7Ah, value 01h. See the SPECIAL MODE[17:14] bits in Table 4 of the Serial Interface Registers section.

(3) Prolonged use at this junction temperature may increase the device failure-in-time (FIT) rate.

www.ti.com.cn

```
Table 1. High-Performance Modes Summary<sup>(1)(2)</sup>
```

			f <sub>S</sub> = 245.	f <sub>S</sub> = 184.	32 MSPS		
ADDRESS (Hex)	DATA (Hex)	R <sub>S</sub> = 50 ZONE = 2	R <sub>S</sub> = 100 ZONE = 2	R <sub>S</sub> = 50 ZONE = 3	R <sub>S</sub> = 100 ZONE = 3	R <sub>S</sub> = 50 ZONE = 2	R <sub>S</sub> = 100 ZONE = 2
D4	80				$\checkmark$		
D5	80				$\checkmark$		
D6	80	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	
D7	0C	$\checkmark$	$\checkmark$	$\checkmark$		$\checkmark$	$\checkmark$
DB	30				$\checkmark$		
F0	38					√	$\checkmark$
F1	20	$\checkmark$		√		√	
F5	42				$\checkmark$		

(1) R<sub>S</sub> refers to the source impedance. Zone refers to the Nyquist zone in which the signal band lies. Zone = 2 corresponds to the signal

band that lies between  $f_S / 2$  and  $f_S$ . Zone = 3 corresponds to the signal band that lies between  $f_S$  and  $3 \times f_S / 2$ . (2) Best performance can be achieved by writing these modes depending upon source impedance, band of operation, and sampling speed.

# **ELECTRICAL CHARACTERISTICS**

Typical values are at  $T_A = +25^{\circ}$ C, full temperature range is  $T_{MIN} = -40^{\circ}$ C to  $T_{MAX} = +85^{\circ}$ C, ADC clock frequency = 250 MHz, 50% clock duty cycle, AVDD33V = 3.3 V, AVDD = 1.9 V, DRVDD = 1.8 V, and -1-dBFS differential input, unless otherwise noted.

	PARAME	TER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
RESOLUT	TION		•				
	Default resolution				11		Bits
ANALOG	INPUTS						
	Differential input full-sc	ale			2		V <sub>PP</sub>
VCM	Common mode input v	oltage			1.15		V
R <sub>IN</sub>	Input resistance, differe	ential	At 170-MHz input frequency		700		Ω
C <sub>IN</sub>	Input capacitance, diffe	erential	At 170-MHz input frequency		3.3		pF
	Analog input bandwidth	n, 3 dB	With a 50- $\Omega$ source driving the ADC analog inputs	500			MHz
DYNAMIC	CACCURACY						
Eo	Offset error		Specified across devices and channels	-15		15	mV
E <sub>G</sub>	Gain error <sup>(1)</sup>	As a result of internal reference inaccuracy alone	Specified across devices and channels	-5		5	%FS
		Of channel alone	Specified across channels within a device		±0.2		%FS
	Channel gain error tem	perature coefficient <sup>(1)</sup>			0.001		∆%/°C
POWER S	SUPPLY <sup>(2)</sup>		•				
I <sub>AVDD33</sub>		3.3-V analog supply			51		mA
I <sub>AVDD</sub>		1.9-V analog supply			350		mA
	Supply current		11-bit operation		340		mA
I <sub>DRVDD</sub>		1.8-V digital supply	SNRBoost <sup>3G+</sup> enabled (90 MHz)		400		mA
			14-bit burst mode		355		mA
			11-bit operation		1.45	1.6	W
P <sub>TOTAL</sub>		Total	SNRBoost <sup>3G+</sup> enabled		1.55	1.8	W
	Power dissipation		14-bit burst mode		1.47		W
P <sub>DISS(stand</sub>	by)	Standby			400		mW
P <sub>DISS(global</sub>		Global power-down			6	52	mW

There are two sources of gain error: internal reference inaccuracy and channel gain error. (1)

A 185-MHz, full-scale, sine-wave input signal is applied to all four channels. (2)



www.ti.com.cn

# **ELECTRICAL CHARACTERISTICS (continued)**

Typical values are at  $T_A = +25^{\circ}$ C, full temperature range is  $T_{MIN} = -40^{\circ}$ C to  $T_{MAX} = +85^{\circ}$ C, ADC clock frequency = 250 MHz, 50% clock duty cycle, AVDD33V = 3.3 V, AVDD = 1.9 V, DRVDD = 1.8 V, and -1-dBFS differential input, unless otherwise noted.

	PARAMET	ER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
	AC CHARACTERISTICS <sup>(3)</sup>	(4)					
			$f_{IN} = 140 \text{ MHz}, A_{IN} = -1 \text{ dBFS}$		71		dBFS
		11-bit SNRBoost <sup>3G+</sup> , 90-MHz BW	$f_{IN} = 170 \text{ MHz}, \text{ A}_{IN} = -1 \text{ dBFS}$	69	70.5		dBFS
SNR	Signal-to-noise ratio		$f_{IN} = 220 \text{ MHz}, A_{IN} = -1 \text{ dBFS}$		70		dBFS
		11-bit SNRBoost <sup>3G+</sup> ,	$f_{IN} = 307 \text{ MHz}, A_{IN} = -3 \text{ dBFS}$		71.7		dBFS
		60-MHz BW	$f_{IN} = 350 \text{ MHz}, \text{ A}_{IN} = -3 \text{ dBFS}$		71.5		dBFS
			$f_{IN} = 140 \text{ MHz}, A_{IN} = -1 \text{ dBFS}$		70.6		dBFS
		11-bit SNRBoost <sup>3G+</sup> , 90-MHz BW	$f_{IN} = 170 \text{ MHz}, \text{ A}_{IN} = -1 \text{ dBFS}$	68	70.1		dBFS
SINAD	Signal-to-noise and distortion ratio		$f_{IN} = 220 \text{ MHz}, \text{ A}_{IN} = -1 \text{ dBFS}$		69.5		dBFS
		11-bit SNRBoost <sup>3G+</sup> ,	$f_{IN} = 307 \text{ MHz}, \text{ A}_{IN} = -3 \text{ dBFS}$		69.7		dBFS
		60-MHz BW	$f_{IN} = 350 \text{ MHz}, \text{ A}_{IN} = -3 \text{ dBFS}$		69.2		dBFS
			$f_{IN} = 140 \text{ MHz}, \text{ A}_{IN} = -1 \text{ dBFS}$		85		dBc
			$f_{IN} = 170 \text{ MHz}, \text{ A}_{IN} = -1 \text{ dBFS}$	80	85		dBc
SFDR	Spurious-free dynamic ra	ange	$f_{IN} = 220 \text{ MHz}, \text{ A}_{IN} = -1 \text{ dBFS}$		82		dBc
			$f_{IN} = 307 \text{ MHz}, \text{ A}_{IN} = -3 \text{ dBFS}$		78		dBc
			$f_{IN} = 350 \text{ MHz}, \text{ A}_{IN} = -3 \text{ dBFS}$		77		dBc
			$f_{IN} = 140 \text{ MHz}, A_{IN} = -1 \text{ dBFS}$		82		dBc
			$f_{IN} = 170 \text{ MHz}, \text{ A}_{IN} = -1 \text{ dBFS}$	77	82		dBc
THD	Total harmonic distortion	ı	$f_{IN} = 220 \text{ MHz}, \text{ A}_{IN} = -1 \text{ dBFS}$		80		dBc
			$f_{IN} = 307 \text{ MHz}, \text{ A}_{IN} = -3 \text{ dBFS}$		77		dBc
			$f_{IN} = 350 \text{ MHz}, \text{ A}_{IN} = -3 \text{ dBFS}$		76		dBc
			$f_{IN} = 140 \text{ MHz}, A_{IN} = -1 \text{ dBFS}$		86		dBc
			$f_{IN} = 170 \text{ MHz}, A_{IN} = -1 \text{ dBFS}$	80	85		dBc
HD2	Second-order harmonic	distortion <sup>(5)</sup>	$f_{IN} = 220 \text{ MHz}, \text{ A}_{IN} = -1 \text{ dBFS}$		82		dBc
			$f_{IN} = 307 \text{ MHz}, \text{ A}_{IN} = -3 \text{ dBFS}$		78		dBc
			$f_{IN} = 350 \text{ MHz}, \text{ A}_{IN} = -3 \text{ dBFS}$		77		dBc
			$f_{IN} = 140 \text{ MHz}, \text{ A}_{IN} = -1 \text{ dBFS}$		85		dBc
			$f_{IN} = 170 \text{ MHz}, \text{ A}_{IN} = -1 \text{ dBFS}$	82	85		dBc
HD3	Third-order harmonic dis	stortion	$f_{IN} = 220 \text{ MHz}, \text{ A}_{IN} = -1 \text{ dBFS}$		85		dBc
			$f_{IN} = 307 \text{ MHz}, \text{ A}_{IN} = -3 \text{ dBFS}$		85		dBc
			$f_{IN} = 350 \text{ MHz}, \text{ A}_{IN} = -3 \text{ dBFS}$		83		dBc
			$f_{IN} = 140 \text{ MHz}, A_{IN} = -1 \text{ dBFS}$		95		dBc
			$f_{IN} = 170 \text{ MHz}, \text{ A}_{IN} = -1 \text{ dBFS}$	87	95		dBc
	Worst spur (non HD2, HD3)		$f_{IN} = 220 \text{ MHz}, \text{ A}_{IN} = -1 \text{ dBFS}$		95		dBc
	(1011102, 1100)		$f_{IN} = 307 \text{ MHz}, \text{ A}_{IN} = -3 \text{ dBFS}$		95		dBc
			$f_{IN}$ = 350 MHz, $A_{IN}$ = -3 dBFS		95		dBc
DNL	Differential nonlinearity			-0.95	±0.5	1.6	LSBs
INL	Integral nonlinearity				±1.5	±5.25	LSBs
	Input overload recovery		Recovery to within 1% (of final value) for 6-dB output overload with sine-wave input		1		Clock cycle
	Crosstalk		With a full-scale, 220-MHz signal on aggressor channel and no signal on victim channel		90		dB
PSRR	AC power-supply rejection	on ratio	For 50-mV <sub>PP</sub> signal on AVDD supply		< 30		dB

(3) Phase and amplitude imbalances onboard must be minimized to obtain good performance.

(4) Dynamic ac characteristics are taken with respect to the 14-bit burst mode, unless otherwise noted.

(5) The minimum value across temperature is ensured by bench characterization.

www.ti.com.cn

# **DIGITAL CHARACTERISTICS**

The dc specifications refer to the condition where the digital outputs are not switching, but are permanently at a valid logic level '0' or '1'. AVDD33 = 3.3 V, AVDD = 1.9 V, and DRVDD = 1.8 V, unless otherwise noted.

	PARA	METER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DIGITA	L INPUTS <sup>(1)</sup> (RESET	, SCLK, SDATA, SEN, PDN	, SNRB, TRIG_EN)				
VIH	High-level input vo	bltage	All digital inputs support 1.8-V logic levels. SPI supports 3.3-V logic levels.	1.25			V
VIL	Low-level input vo	Itage	All digital inputs support 1.8-V logic levels. SPI supports 3.3-V logic levels.			0.45	V
IIH	High-level input	RESET, SCLK, PDN, SNRB, TRIG_EN pins	V <sub>HIGH</sub> = 1.8 V		10		μΑ
	current	SEN <sup>(2)</sup> pin	V <sub>HIGH</sub> = 1.8 V		0		μA
IIL	Low-level input	RESET, SCLK, PDN, SNRB, TRIG_EN pins	V <sub>LOW</sub> = 0 V		0		μΑ
	current	SEN pin	V <sub>LOW</sub> = 0 V		10		μΑ
DIGITA	L OUTPUTS (SDOUT	, HIRES, TRIG_RDY)					
V <sub>OH</sub>	High-level output	voltage		DRVDD - 0.1	DRVDD		V
V <sub>OL</sub>	Low-level output v	oltage			0	0.1	V
	L OUTPUTS, LVDS   3:0]P, DAB[13:0]M, [		LKOUTABP, CLKOUTABM, CLKOUTCDP,	CLKOUTCDM)		<b>i</b>	
V <sub>ODH</sub>	Output differential	High <sup>(3)</sup>	Standard-swing LVDS	270	350	465	mV
V <sub>ODL</sub>	voltage Low		Standard-swing LVDS	-465	-350	-270	mV
V <sub>OCM</sub>	Output common-m	node voltage			1.05		V

(1) RESET, SDATA, SCLK, TRIG\_EN, and SNRB have an internal 150-kΩ pull-down resistor.

SEN has an internal  $150-k\Omega$  pull-up resistor to DRVDD. With an external  $100-\Omega$  termination. (2)

(3)



# TIMING REQUIREMENTS<sup>(1)</sup>

Typical values are at +25°C, AVDD33 = 3.3 V, AVDD = 1.9 V, DRVDD = 1.8 V, sine-wave input clock, C<sub>LOAD</sub> = 3.3 pF<sup>(2)</sup>, and  $R_{LOAD} = 100 \ \Omega^{(3)}$ , unless otherwise noted.

Minimum and maximum values are across the full temperature range of  $T_{MIN} = -40^{\circ}$ C to  $T_{MAX} = +85^{\circ}$ C.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>A</sub>	Aperture delay		0.7	1.2	1.6	ns
	Aperture delay matching	Between any two channels of the same device		±70		ps
	Variation of aperture delay	Between two devices at the same temperature and DRVDD supply		±150		ps
tj	Aperture jitter			140		fs rms
	M/-1	Time to valid data after coming out of global power down		100		μs
	Wake up time	Time to valid data after coming out of channel power down	10			μs
		Default latency in 11-bit mode	10			Output clock cycles
		Digital gain enabled		13		Output clock cycles
	ADC latency <sup>(4)(5)</sup>	Digital gain and offset correction enabled	14			Output clock cycles
		SNRBoost <sup>3G+</sup> (90-MHz BW) enabled alone		13		Output clock cycles
		SNRBoost <sup>3G+</sup> (90-MHz BW), digital gain, and offset correction enabled		17		Output clock cycles
		SNRBoost <sup>3G+</sup> (45-MHz BW) enabled alone	15			Output clock cycles
		SNRBoost <sup>3G+</sup> (45-MHz BW), digital gain, and offset correction enabled	19			Output clock cycles
OUTPUT	TIMING <sup>(6)</sup>	· · · · · · · · · · · · · · · · · · ·			L	
t <sub>SU</sub>	Data setup time <sup>(7)(8)(9)</sup>	Data valid to CLKOUTxxP zero-crossing	0.6	0.85		ns
t <sub>H</sub>	Data hold time <sup>(7)(8)(9)</sup>	CLKOUTxxP zero-crossing to data becoming invalid	0.6	0.84		ns
	LVDS bit clock duty cycle	Differential clock duty cycle (CLKOUTxxP – CLKOUTxxM)		50%		
t <sub>PDI</sub>	Clock propagation delay <sup>(5)</sup>	Input clock falling edge cross-over to output clock falling edge cross-over, 184 MSPS ≤ sampling frequency ≤ 250 MSPS	$0.25 \times t_{S} + t_{delay}$		ns	
t <sub>delay</sub>	Delay time	Input clock falling edge cross-over to output clock falling edge cross-over, 184 MSPS ≤ sampling frequency ≤ 250 MSPS	6.9	8.65	10.5	ns
t <sub>RISE</sub> , t <sub>FALL</sub>	Data rise and fall time	Rise time measured from -100 mV to +100 mV		0.1		ns
t <sub>CLKRISE</sub> , t <sub>CLKFALL</sub>	Output clock rise and fall time	Rise time measured from -100 mV to +100 mV		0.1		ns

Timing parameters are ensured by design and characterization and are not tested in production. (1)

(2) CLOAD is the effective external single-ended load capacitance between each output pin and ground.

(3)

R<sub>LOAD</sub> is the differential load resistance between the LVDS output pair. ADC latency is given for channels B and D. For channels A and C, latency reduces by half of the output clock cycles. (4)

(5) Overall latency = ADC latency + t<sub>PDI</sub>.

Measurements are done with a transmission line of 100-Ω characteristic impedance between the device and load. Setup and hold time (6) specifications take into account the effect of jitter on the output data and clock.

(7)Data valid refers to a logic high of +100 mV and a logic low of -100 mV.

Note that these numbers are taken with delayed output clocks by writing the following registers: address A9h, value 02h; and address (8) ACh, value 60h. Refer to the Serial Interface Registers section. By default after reset, minimum setup time and minimum hold times are 520 ps each.

The setup and hold times of a channel are measured with respect to the same channel output clock. (9)

Table 2. LVDS Timings Across Lower Samp	ling Frequencies
---	------------------


SAMPLING FREQUENCY	SETU	P TIME (ns)		HOLD TIME (ns)			
(MSPS)	MIN	TYP	MAX	MIN	ТҮР	MAX	
210	0.89	1.03		0.82	1.01		
185	1.06	1.21		0.95	1.15		





# PARAMETRIC MEASUREMENT INFORMATION

# LVDS OUTPUT TIMING

Figure 1 shows a timing diagram of the LVDS output voltage levels. Figure 2 shows the latency described in the Timing Requirements table.









#### ZHCSA63B-AUGUST 2012-REVISED NOVEMBER 2012

### **PARAMETRIC MEASUREMENT INFORMATION (continued)**

All 14 data bits of one channel (11 data bits in default SNRBoost<sup>3G+</sup> mode) are included in the digital output interface at the same time, as shown in Figure 3. Channel A and C data are output on the rising edge of the output clock while channels B and D are output on the falling edge of the output clock.




Figure 3. LVDS Output Interface Timing

TEXAS INSTRUMENTS

ZHCSA63B-AUGUST 2012-REVISED NOVEMBER 2012

www.ti.com.cn

# **PIN CONFIGURATION**

	ZCR PACKAGE BGA-144 (TOP VIEW)											
	1	2	3	4	5	6	7	8	9	10	11	12
Α	AVDD	AVDD	CINM	CINP	AVDD	VCM	VCM	AVDD	BINM	BINP	AVDD	AVDD
в	DINP	AVSS	AVDD	AVDD	AVSS	AVDD33	AVDD33	AVSS	AVDD	AVDD	AVSS	AINM
с	DINM	AVSS	AVSS	AVSS	AVSS	CLKINM	CLKINP	AVSS	AVSS	AVSS	AVSS	AINP
D	AVDD	AVDD	VCM	AVSS	AVSS	AVSS	AVSS	AVSS	AVSS	VCM	AVDD	AVDD
Е	AVDD33	AVDD33	SNRB	DRVSS	DRVSS	DRVSS	DRVSS	DRVSS	DRVSS	PDN	AVDD33	AVDD33
F	DCD13M	DCD13P	DRVDD	DRVSS	DRVSS	DRVSS	DRVSS	DRVSS	DRVSS	DRVDD	DAB13P	DAB13M
G	DCD12M	DCD12P	TRIG_EN	TRIG_RDY	HIRES	RESET	SCLK	SDATA	SEN	SDOUT	DAB12P	DAB12M
н	DCD11M	DCD11P	DCD6P	DCD6M	DRVDD	DRVDD	DRVDD	DRVDD	DAB6M	DAB6P	DAB11P	DAB11M
J	DCD10M	DCD10P	DCD5P	DCD5M	DCD2P	DRVDD	DRVDD	DAB2M	DAB5M	DAB5P	DAB10P	DAB10M
к	DCD9M	DCD9P	DCD4P	DCD4M	DCD2M	DRVDD	DRVDD	DAB2P	DAB4M	DAB4P	DAB9P	DAB9M
L	DCD8M	DCD8P	DCD3P	DCD3M	DCD1P	DCD1M	DAB1M	DAB1P	DAB3M	DAB3P	DAB8P	DAB8M
М	DCD7M	DCD7P	CLKOUT CDP	CLKOUT CDM	DCD0P/ OVRCDP	DCD0M/ OVRCDM	DAB0M/ OVRABM	DAB0P/ OVRABP	CLKOUT ABM	CLKOUT ABP	DAB7P	DAB7M

ZHCSA63B-AUGUST 2012-REVISED NOVEMBER 2012


#### www.ti.com.cn

### PIN FUNCTIONS

PIN			
NAME	NUMBER	I/O	DESCRIPTION
AINM	B12	Ι	Negative differential analog input for channel A
AINP	C12	Ι	Positive differential analog input for channel A
AVDD33	B6, B7, E1, E2, E11, E12	Ι	Analog 3.3-V power supply
AVDD	A1, A2, A5, A8, A11, A12, B3, B4, B9, B10, D1, D2, D11, D12	Ι	Analog 1.9-V power supply
AVSS	B2, B5, B8, B11, C2-C5, C8-C11, D4-D9	Ι	Analog ground
BINM	A9	Ι	Negative differential analog input for channel B
BINP	A10	Ι	Positive differential analog input for channel B
CINM	A3	Ι	Negative differential analog input for channel C
CINP	A4	Ι	Positive differential analog input for channel C
CLKINM	C6	Ι	Negative differential clock input
CLKINP	C7	Ι	Positive differential clock input
CLKOUTABM	M9	0	Negative differential LVDS clock output for channel A and B
CLKOUTABP	M10	0	Positive differential LVDS clock output for channel A and B
CLKOUTCDM	M4	0	Negative differential LVDS clock output for channels C and D
CLKOUTCDP	M3	0	Positive differential LVDS clock output for channels C and D
DAB[13:1]P, DAB0P/OVRABP, DAB[13:1]M, DAB0M/OVRABM	F11, F12, G11, G12, H9-H12, J8-J12, K8-K12, L7-L12, M7, M8, M11, M12	0	DDR LVDS outputs for channels A and B. In 11-bit mode, DAB13 is the MSB, DAB3 is the LSB, and DAB0 is the over-range (OVR) bit. In 14-bit burst mode, DAB13 is the MSB and DAB0 is the LSB. There is no OVR bit in this mode.
DCD[13:1]P, DCD0P/OVRCDP, DCD[13:1]M, DCD0M/OVRCDM	F1, F2, G1, G2, H1-H4, J1-J5, K1-K5, L1-L6, M1, M2, M5, M6	0	DDR LVDS outputs for channels C and D. In 11-bit mode, DCD13 is the MSB, DCD3 is the LSB, and DCD0 is the OVR bit. In 14-bit burst mode, DCD13 is the MSB and DCD0 is the LSB. There is no OVR bit in this mode.
DINM	C1	Ι	Negative differential analog input for channel D
DINP	B1	Ι	Positive differential analog input for channel D
DRVDD	F3, F10, H5-H8, J6, J7, K6, K7	Ι	Digital 1.8-V power supply
DRVSS	E4-E9, F4-F9	Ι	Digital ground
HIRES	G5	0	Indication in burst mode if output data is high or low resolution
PDN	E10	Ι	Power-down control; active high. Logic high is power down.
RESET	G6	Ι	Hardware reset; active high
SCLK	G7	Ι	Serial interface clock input
SDATA	G8	Ι	Serial interface data input
SDOUT	G10	0	Serial interface data output
SEN	G9	Ι	Serial interface enable
SNRB	E3	Ι	SNRB enable; active high
TRIG_EN	G3	Ι	Trigger burst mode; active high
TRIG_RDY	G4	0	Indication if ADC is ready for another high-resolution burst mode
VCM	A6, A7, D3, D10	0	Common-mode voltage for analog inputs. All VCM pins are internally connected together.



www.ti.com.cn



# FUNCTIONAL BLOCK DIAGRAM




TEXAS INSTRUMENTS

www.ti.com.cn

#### ZHCSA63B-AUGUST 2012-REVISED NOVEMBER 2012

### **TYPICAL CHARACTERISTICS**





www.ti.com.cn

# **TYPICAL CHARACTERISTICS (continued)**

At +25°C, AVDD = 1.9 V, AVDD3V = 3.3 V, DRVDD = 1.8 V, rated sampling frequency, 0-dB gain, 14-bit burst mode, sine wave input clock, 1.5-V<sub>PP</sub> differential clock amplitude, 50% clock duty cycle, -1-dBFS differential analog input, DDR LVDS output interface, and 32k-point FFT, unless otherwise noted.





Figure 11.



#### ZHCSA63B-AUGUST 2012-REVISED NOVEMBER 2012

www.ti.com.cn


### **TYPICAL CHARACTERISTICS (continued)**





www.ti.com.cn


# **TYPICAL CHARACTERISTICS (continued)**






#### www.ti.com.cn

### **TYPICAL CHARACTERISTICS (continued)**



www.ti.com.cn

# **TYPICAL CHARACTERISTICS (continued)**






#### ZHCSA63B-AUGUST 2012-REVISED NOVEMBER 2012

www.ti.com.cn


### **TYPICAL CHARACTERISTICS (continued)**





www.ti.com.cn

# **TYPICAL CHARACTERISTICS (continued)**






#### ZHCSA63B-AUGUST 2012-REVISED NOVEMBER 2012

www.ti.com.cn

#### **TYPICAL CHARACTERISTICS (continued)**

At +25°C, AVDD = 1.9 V, AVDD3V = 3.3 V, DRVDD = 1.8 V, rated sampling frequency, 0-dB gain, 14-bit burst mode, sine wave input clock, 1.5-V<sub>PP</sub> differential clock amplitude, 50% clock duty cycle, -1-dBFS differential analog input, DDR LVDS output interface, and 32k-point FFT, unless otherwise noted.



# Figure 39.

Figure 38.



# DEVICE CONFIGURATION

The ADS58H40 can be configured with a serial programming interface (SPI), as described in the Serial Interface section. In addition, the device has control pins that control power-down and SNRBoost<sup>3G+</sup> operation.


### SERIAL INTERFACE

The ADC has a set of internal registers that can be accessed by the serial interface formed by the SEN (serial interface enable), SCLK (serial interface clock), SDATA (serial interface input data), and SDOUT (serial interface read back data) pins. The serial shift of bits into the device is enabled when SEN is low. Serial data (SDATA) are latched at every SCLK falling edge when SEN is active (low). The serial data are loaded into the register at every 16th SCLK falling edge when SEN is low. When the word length exceeds a multiple of 16 bits, the excess bits are ignored. Data can be loaded in multiples of 16-bit words within a single active SEN pulse. The first eight bits form the register address and the remaining eight bits are the register data. The interface can function with SCLK frequencies from 20 MHz down to very low speeds (of a few hertz) and also with a non-50% SCLK duty cycle.

### **Register Initialization**

After power-up, the internal registers must be initialized to the default values. This initialization can be accomplished in one of two ways:

- 1. Either through a hardware reset by applying a high pulse on the RESET pin (of widths greater than 10 ns), as shown in Figure 40; or
- By applying a software reset. When using the serial interface, set the RESET bit (D1 in register 00h) high. This setting initializes the internal registers to the default values and then self-resets the RESET bit low. In this case, the RESET pin is kept low.



### Figure 40. Serial Interface Timing

	PARAMETER	MIN	TYP	MAX	UNIT
f <sub>SCLK</sub>	SCLK frequency (equal to 1 / t <sub>SCLK</sub> )	> dc		20	MHz
t <sub>SLOADS</sub>	SEN to SCLK setup time	25			ns
t <sub>SLOADH</sub>	SCLK to SEN hold time	25			ns
t <sub>DSU</sub>	SDI setup time	25			ns
t <sub>DH</sub>	SDI hold time	25			ns

### Table 3. Timing Characteristics for Figure 40




#### Serial Register Readout

The device includes a mode where the contents of the internal registers can be read back, as shown in Figure 41. This read-back mode can be useful as a diagnostic check to verify the serial interface communication between the external controller and ADC.

- 1. Set the READOUT register bit to '1'. This setting disables any further writes to the registers except register address 00h.
- 2. Initiate a serial interface cycle specifying the address of the register (A[7:0]) whose content must be read.
- 3. The device outputs the contents (D[7:0]) of the selected register on the SDOUT pin (pin G10).
- 4. The external controller can latch the contents at the SCLK falling edge.
- 5. To enable register writes, reset the READOUT register bit to '0'.

Note that the contents of register 00h cannot be read back because the register contains RESET and READOUT bits. When the READOUT bit is disabled, the SDOUT pin is in a high-impedance state. If serial readout is not used, the SDOUT pin must not be connected (must float).



The SDOUT pin functions as a serial readout (READOUT = 1).

b) Read contents of Register 45h. This register is initialized with 04h.

Figure 41. Serial Readout Timing Diagram

SDOUT comes out at the SCLK rising edge with an approximate delay (t<sub>SD DELAY</sub>) of 8 ns, as shown in Figure 42.




Figure 42. SDOUT Delay Timing

ZHCSA63B-AUGUST 2012-REVISED NOVEMBER 2012

# SERIAL INTERFACE REGISTERS

Table 4 summarizes the ADS58H40 registers.

	1		1.451	e 4. Registe				
REGISTER ADDRESS		1		REGIST	ER DATA	I	I	I
A[7:0] (Hex)	D7	D6	D5	D4	D3	D2	D1	D0
00	0	0	0	0	0	0	RESET	READOUT
01			LVDS	SWING	Т	T.	0	0
25		DIGITAL G	GAIN CH B		DIGITAL GAIN BYPASS CH B	г	EST PATTERN CH	В
2B		DIGITAL G	GAIN CH A		DIGITAL GAIN BYPASS CH A	Т	EST PATTERN CH	A
31		DIGITAL G	GAIN CH D		DIGITAL GAIN BYPASS CH D	Т	EST PATTERN CH	D
37		DIGITAL G	GAIN CH C		DIGITAL GAIN BYPASS CH C	Т	EST PATTERN CH	С
3D	0	0	SEL OFFSET CORR	0	0	0	0	0
ЗF	0	0		L	CUSTOM PA	TTERN[13:8]	L	
40				CUSTOM P	ATTERN[7:0]			
41	0	0	0		HIGH RESOLUTIO	ON SAMPLES, NH		AUTO BURST ENABLE
42	0	0	0	0	DIGITAL ENABLE	SNRB 45/95MHz	LOW RESOLUTI	ON SAMPLES, NL
44	BMODE EN CH CD	BMODE EN CH AB	0	0	0	BMODE OVR ENABLE	0	DIS SNRB
45	0	0	0	0	SEL OVR	GLOBAL POWER DOWN	0	CONFIG PDN PI
A9	0	0	0	0		CLOCKOUT DEL	AY PROG CH AB	ł
AC	0 CLOCKOUT DELAY PROG CH CD 0					0	0	0
C3				FAST OVR T	HRESH PROG		L	1
C4	EN FAST OVR THRESH	0	0	0	0	0	0	0
CF	0	0	0	0	SPECIAL MODE 0	0	0	0
D4	SPECIAL MODE 1	0	0	0	0	0	0	0
D5	SPECIAL MODE 2	0	0	0	0	0	0	0
D6	SPECIAL MODE 3	0	0	0	0	0	0	0
D7	0	0	0	0	SPECIAL MODE 5	SPECIAL MODE 4	0	0
DB	0	0	SPECIAL MODE 7	SPECIAL MODE 6	0	0	0	0
F0	0	0	SPECIAL MODE 10	SPECIAL MODE 9	SPECIAL MODE 8	0	0	0
F1	0	0	SPECIAL MODE 11	0	0	ENA	BLE LVDS SWING F	PROG
F5	0	SPECIAL MODE 13	0	0	0	0	SPECIAL MODE 12	0
4A	0	0	0	0	0	0	0	SPECIAL MODE 14
62	0	0	0	0	0	0	0	SPECIAL MODE 15
92	0	0	0	0	0	0	0	SPECIAL MODE 16
7A	0	0	0	0	0	0	0	SPECIAL MODE 17
EA	SNRB PIN OVRD	0	0	0	0	0	0	0
FE	0	0	0	0	PDN CH D	PDN CH C	PDN CH A	PDN CH B

### Table 4. Register Map



**DESCRIPTION OF SERIAL REGISTERS** 

www.ti.com.cn

		Regis	ster Address	00h (Default =	= 00h)				
D7	D6	D5	D4	D3	D2	D1	D0		
0	0	0	0	0	0	RESET	READOUT		
Bits D[7:2]	Alwa	ays write '0'							
Bit D1	RES	RESET: Software reset applied							
	This bit resets all internal registers to the default values and self-clears to '0'.								
Bit D0	REA	DOUT: Serial	readout						
	state 1 = \$	Serial readout e S logic levels	enabled; the S	DOUT pin fun he DRVDD su	ctions as a sei pply.	C C	·		
D7	D6	D5	D4	D3	D2	D1	D0		
	20	_	SWING	20		0	0		
Bits D[7:2]	Thes are s 0000 0110 1100 0101	<b>S SWING: LVI</b> se bits program set to '11'. 000 = Default L $011 = \pm 420 \text{-mV}$ $010 = \pm 470 \text{-mV}$ $00 = \pm 560 \text{-mV}$ $11 = \pm 160 \text{-mV}$	the LVDS swing; ±0 VDS swing; ±0 LVDS swing LVDS swing LVDS swing	ing only after t 350 mV with a with an externa with an externa with an externa	n external 100 al 100-Ω termi al 100-Ω termi al 100-Ω termi	-Ω termination nation nation nation			
Bits D[1:0]		ays write '0'	0 0 0ig						

Texas Instruments

		Register A	ddress 25h (Default = 00h)								
D7	D6 D5 DIGITAL GAIN CH B	D4	D3 DIGITAL GAIN BYPASS CH B	D2 TE	D1 ST PATTERN C	D0 H B					
Bits D[7:4]	DIGITAL GA	IN CH B: C	hannel B digital gain progra	ammability							
			gain programmability from 0 TAL ENABLE bit to '1' beforeh								
	0000 = 0 - dB 0001 = 0.5 - c 0010 = 1 - dB 0011 = 1.5 - c 0100 = 2 - dB 0101 = 2.5 - c 0110 = 3 - dB 0111 = 3.5 - c 1000 = 4 - dB 1011 = 5 - dB 1011 = 5.5 - c 1100 = 6 - dB	IB gain gain IB gain gain IB gain gain IB gain gain JB gain IB gain									
Bit D3	DIGITAL GA	DIGITAL GAIN BYPASS CH B: Channel B digital gain bypass									
	0 = Normal o 1 = Digital ga	•	or channel B is bypassed								
Bits D[2:0]	TEST PATTERN CH B: Channel B test pattern programmability										
	000 = Norma 001 = Outpu 010 = Outpu 011 = Outpu	al operation ts all 0s ts all 1s ts toggle pat			(						
	<i>01010101</i> In 14-bit b	010. urst mode, c	data (D[10:0]) are an alternat output data ([D:0]) are an alter <i>10101010101010.</i>	0		10101 and					
	100 = Outpu	ts digital ran	np								
	code 0 to In 14-bit b	code 2047.	data increments by one 11-b output data increments by one		-						
	101 = Outpu	ts custom pa	attern								
	registers 3 To program	Fh and 40h.	n 14-bit mode, use the CUST								
	110 = Unuse 111 = Unuse										





ZHCSA63B - AUGUST 2012 - REVISED NOVEMBER 2012

	-	Address 2Bh (Default = 00h)								
D7	D6 D5 D4		D2		D0					
	DIGITAL GAIN CH A	DIGITAL GAIN BYPASS CH A		TEST PATTERN CH A						
Bits D[7:4]		Channel A digital gain progra		-						
		These bits set the digital gain programmability from 0 dB to 6 dB in 0.5-dB steps for channel A. Set the DIGITAL ENABLE bit to '1' beforehand to enable this feature.								
	0000 = 0-dB gain 0001 = 0.5-dB gain 0010 = 1-dB gain 0011 = 1.5-dB gain 0100 = 2-dB gain 0101 = 2.5-dB gain 0110 = 3-dB gain 0111 = 3.5-dB gain 1000 = 4-dB gain 1001 = 4.5-dB gain 1010 = 5-dB gain 1011 = 5.5-dB gain 1100 = 6-dB gain									
Bit D3	0	S CH A: Channel A digital ga	in byp	ass						
	0 = Normal operation	for channel A is bypassed								
Bits D[2:0]	TEST PATTERN CH A	Channel A test pattern prog	ramma	ability						
	These bits program the 000 = Normal operation 001 = Outputs all 0s 010 = Outputs all 1s 011 = Outputs toggle pa									
	01010101010.	t data (D[10:0]) are an alternat output data ([D:0]) are an alter 1 <i>10101010101010.</i>			<i>101</i> and					
	100 = Outputs digital ra	mp								
	code 0 to code 2047.	t data increments by one 11-bi output data increments by one								
	101 = Outputs custom p	pattern								
	To program a pattern registers 3Fh and 40b	in 11-bit mode, use the CUST າ. in 14-bit mode, use the CUST								
	110 = Unused 111 = Unused									



www.ti.com.cn

D7     D6     D5     D4     D3     D2     D1     D0       DIGITAL GAIN CH D     DIGITAL GAIN BYPASS CH D     TEST PATTERN CH D       Bits D[7:4]     DIGITAL GAIN CH D: Channel D digital gain programmability       These bits set the digital gain programmability from 0 dB to 6 dB in 0.5-dB steps for channel D. Set the DIGITAL ENABLE bit to '1' beforehand to enable this feature.       0000 = 0-dB gain     0001 = 1.5-dB gain       0011 = 1.5-dB gain     0011 = 2.5-dB gain       0102 = 2-dB gain     0101 = 2.5-dB gain       0101 = 2.5-dB gain     1010 = 4.5-dB gain       1010 = 5-dB gain     1010 = 5-dB gain       1010 = 5-dB gain     1010 = 5-dB gain       1010 = 6-dB gain     1010 = 6-dB gain       1100 = 6-dB gain     1010 = 1000 = 4000 = 0000 = 0000 = 0000 = 0000 = 0000 = 0000 = 0000 = 0000 = 0000 = 00000 = 0000 = 0000 = 0000 = 0000 = 00000 = 00000 = 00000 = 0000 = 00000 = 0000 = 00000 = 00000		I	Register	Address 31h (Default = 00h)		
Bits D[7:4]       DIGITAL GAIN CH D: Channel D digital gain programmability         These bits set the digital gain programmability from 0 dB to 6 dB in 0.5-dB steps for channel D. Set the DIGITAL ENABLE bit to '1' beforehand to enable this feature.         0000 = 0-dB gain       0001 = 0.5-dB gain         0011 = 0.5-dB gain       0011 = 2.5-dB gain         0100 = 2-dB gain       0101 = 2.5-dB gain         0101 = 2.5-dB gain       0111 = 3.5-dB gain         1000 = 4-dB gain       1001 = 4.5-dB gain         1001 = 4.5-dB gain       1001 = 5-dB gain         1001 = 5-dB gain       1001 = 5-dB gain         1000 = 6-dB gain       1001 = 5-dB gain         1100 = 6-dB gain       1010 = 6-dB gain         1100 = 6-dB gain       1100 = 6-dB gain         1100 = 6-dB gain       1100 = 6-dB gain         1100 = 6-dB gain       1100 = 0.000 = Normal operation         1 = Digital gain feature for channel A is bypassed       0         Bits D[2:0]       TEST PATTERN CH D: Channel D test pattern programmability         These bits program the test pattern for channel D.       000 = Normal operation         01 = Outputs all 0s       010 = Outputs all 1s         011 = Outputs tagle pattern       In 11-bit mode, output data (D[10:0]) are an alternating sequence of 10101010101 an 01010101010101010101010101010101010101	D7		D4	1	D2	
These bits set the digital gain programmability from 0 dB to 6 dB in 0.5-dB steps for channel D. Set the DIGITAL ENABLE bit to '1' beforehand to enable this feature.         0000 = 0-dB gain         0011 = 1.5-dB gain         0011 = 1.5-dB gain         0011 = 2.5-dB gain         0111 = 1.5-dB gain         0101 = 2-dB gain         0101 = 2-dB gain         0101 = 2.5-dB gain         0111 = 3.5-dB gain         0101 = 4.5-dB gain         1001 = 4-dB gain         1010 = 5-dB gain         1011 = 5.5-dB gain         1010 = 6-dB gain         1010 = 6-dB gain         1010 = 6-dB gain         1010 = 6-dB gain         1100 = 6-dB gain         1101 = 5.5-dB gain         1101 = 5.5-dB gain         1010 = 6-dB gain         1101 = 5.5-dB gain         1010 = 5-dB gain         1010 = 6-dB gain         1100 = 6-dB gain         1100 = 70 pust and peration         1 = Digital gain feature for channel A is bypassed         Bits D[2:0]       TEST PATTERN CH D: Channel D test pattern programmability         These bits program the test pattern for channel D.         000 = Normal operation         011 = Outputs all 0s         012 = Outputs all 0s		DIGITAL GAIN CH D		DIGITAL GAIN BYPASS CH D		TEST PATTERN CH D
channel D. Set the DIGITÅL ENABLE bit to '1' beforehand to enable this feature. 0000 = 0-dB gain 0011 = 0.5-dB gain 0011 = 1.5-dB gain 0011 = 1.5-dB gain 0101 = 2.5-dB gain 0101 = 2.5-dB gain 0101 = 3.5-dB gain 1000 = 4-dB gain 1001 = 4.5-dB gain 1001 = 5-dB gain 1011 = 5.5-dB gain 1010 = 6-dB gain 1010 = 6-dB gain 1010 = 6-dB gain 1000 = 0.04 gain 1000 = 0.04 gain 1000 = 0.04 gain 1000 = 6-dB gain 1000 = 6-dB gain 1000 = 1000 gain Bit D3 DIGITAL GAIN BYPASS CH D: Channel D digital gain bypass 0 = Normal operation 1 = Digital gain feature for channel A is bypassed Bits D[2:0] TEST PATTERN CH D: Channel D test pattern programmability These bits program the test pattern for channel D. 000 = Normal operation 001 = Outputs all 0s 001 = Outputs all 0s 001 = Outputs loggle pattern In 11-bit mode, output data (D[10:0]) are an alternating sequence of 10101010101 an 01010101010101 and 1010101010101. 100 = Outputs digital ramp In 11-bit mode, output data increments by one 11-bit LSB every 8th clock cycle from code 0 to code 2047. In 14-bit burst mode, output data increments by one 14-bit LSB every 8th clock cycle from code 0 to code 2047. In 14-bit burst mode, output data increments by one 14-bit LSB every 8th clock cycle from code 0 to code 2047. In 14-bit burst mode, output data increments by one 14-bit LSB every 8th clock cycle from code 0 to code 2047. In 14-bit burst mode, output data increments by one 14-bit LSB every clock cycle from code 0 to code 2047. In 14-bit burst mode, output data increments by one 14-bit LSB every clock cycle from code 0 to code 2047. In 14-bit burst mode, output data increments by one 14-bit LSB every clock cycle from code 0 to code 2047. In 14-bit burst mode, output data increments by one 14-bit LSB every clock cycle from code 0 to code 2047. In 14-bit burst mode, output mode, use the CUSTOM PATTERN D[13:3] bits of registers 3Fh and 40h. To program a pattern in 11-bit mode, use the CUSTOM PATTERN D[13:0] bits of registers 3Fh and 40h.	Bits D[7:4]	DIGITAL GAI	N CH D: 0	Channel D digital gain prograr	nmabi	ility
<ul> <li>0001 = 0.5-dB gain</li> <li>0010 = 1-dB gain</li> <li>0011 = 1.5-dB gain</li> <li>0010 = 2-dB gain</li> <li>0100 = 2-dB gain</li> <li>0101 = 3.5-dB gain</li> <li>0011 = 3.5-dB gain</li> <li>1001 = 4.5-dB gain</li> <li>1001 = 4.5-dB gain</li> <li>1011 = 5.5-dB gain</li> <li>1010 = 6-dB gain</li> <li>1011 = 5.5-dB gain</li> <li>1011 = 5.5-dB gain</li> <li>1010 = 6-dB gain</li> <li>1010 = 6-dB gain</li> <li>1010 = 6-dB gain</li> <li>1010 = 6-dB gain</li> <li>1010 = 10000000000000000000000000000000</li></ul>						
<ul> <li>0 = Normal operation</li> <li>1 = Digital gain feature for channel A is bypassed</li> <li>Bits D[2:0] TEST PATTERN CH D: Channel D test pattern programmability</li> <li>These bits program the test pattern for channel D.</li> <li>000 = Normal operation</li> <li>001 = Outputs all 0s</li> <li>010 = Outputs all 1s</li> <li>011 = Outputs toggle pattern</li> <li>In 11-bit mode, output data (D[10:0]) are an alternating sequence of 10101010101 an 01010101010.</li> <li>In 14-bit burst mode, output data ([D:0]) are an alternating sequence of 01010101010101 and 10101010101010.</li> <li>100 = Outputs digital ramp</li> <li>In 11-bit mode, output data increments by one 11-bit LSB every 8th clock cycle from code 0 to code 2047.</li> <li>In 14-bit burst mode, output data increments by one 14-bit LSB every clock cycle from code 0 to code 16383</li> <li>101 = Outputs custom pattern</li> <li>To program a pattern in 11-bit mode, use the CUSTOM PATTERN D[13:3] bits of registers 3Fh and 40h.</li> <li>110 = Unused</li> </ul>		$\begin{array}{l} 0001 = 0.5 \text{-dE} \\ 0010 = 1 \text{-dB} \\ 0011 = 1.5 \text{-dE} \\ 0100 = 2 \text{-dB} \\ 0101 = 2.5 \text{-dE} \\ 0110 = 3 \text{-dB} \\ 0111 = 3.5 \text{-dE} \\ 1000 = 4 \text{-dB} \\ 1001 = 4.5 \text{-dE} \\ 1010 = 5 \text{-dB} \\ 0111 = 5.5 \text{-dE} \\ 0111 = 5.5 \text{-dE} \\ 0001 = 4.5 \text{-dE} \\ 0001 = 5 \text{-dE} \\ 0$	3 gain gain 3 gain gain 3 gain gain 3 gain gain 3 gain 3 gain			
<ul> <li>1 = Digital gain feature for channel A is bypassed</li> <li>Bits D[2:0]</li> <li>TEST PATTERN CH D: Channel D test pattern programmability These bits program the test pattern for channel D. 000 = Normal operation 001 = Outputs all 0s 010 = Outputs all 1s 011 = Outputs toggle pattern In 11-bit mode, output data (D[10:0]) are an alternating sequence of 10101010101 an 01010101010. In 14-bit burst mode, output data ([D:0]) are an alternating sequence of 0101010101010101010101010101010. 100 = Outputs digital ramp In 11-bit mode, output data increments by one 11-bit LSB every 8th clock cycle from code 0 to code 2047. In 14-bit burst mode, output data increments by one 14-bit LSB every clock cycle from code 0 to code 16383 101 = Outputs custom pattern To program a pattern in 11-bit mode, use the CUSTOM PATTERN D[13:3] bits of registers 3Fh and 40h. To program a pattern in 14-bit mode, use the CUSTOM PATTERN D[13:0] bits of registers 3Fh and 40h. 110 = Unused</li></ul>	Bit D3	-		S CH D: Channel D digital gai	n byp	ass
<ul> <li>These bits program the test pattern for channel D.</li> <li>000 = Normal operation</li> <li>001 = Outputs all 0s</li> <li>010 = Outputs all 1s</li> <li>011 = Outputs toggle pattern</li> <li>In 11-bit mode, output data (D[10:0]) are an alternating sequence of 10101010101 an 01010101010.</li> <li>In 14-bit burst mode, output data ([D:0]) are an alternating sequence of 01010101010101 and 10101010101010.</li> <li>100 = Outputs digital ramp</li> <li>In 11-bit mode, output data increments by one 11-bit LSB every 8th clock cycle from code 0 to code 2047.</li> <li>In 14-bit burst mode, output data increments by one 14-bit LSB every clock cycle from code 0 to code 16383</li> <li>101 = Outputs custom pattern</li> <li>To program a pattern in 11-bit mode, use the CUSTOM PATTERN D[13:3] bits of registers 3Fh and 40h.</li> <li>To program a pattern in 14-bit mode, use the CUSTOM PATTERN D[13:0] bits of registers 3Fh and 40h.</li> <li>110 = Unused</li> </ul>		0 = Normal op	peration			
<ul> <li>000 = Normal operation</li> <li>001 = Outputs all 0s</li> <li>010 = Outputs all 1s</li> <li>011 = Outputs toggle pattern</li> <li>In 11-bit mode, output data (D[10:0]) are an alternating sequence of 10101010101 an 01010101010.</li> <li>In 14-bit burst mode, output data ([D:0]) are an alternating sequence of 01010101010101 and 10101010101010.</li> <li>100 = Outputs digital ramp</li> <li>In 11-bit mode, output data increments by one 11-bit LSB every 8th clock cycle from code 0 to code 2047.</li> <li>In 14-bit burst mode, output data increments by one 14-bit LSB every clock cycle from code 0 to code 16383</li> <li>101 = Outputs custom pattern</li> <li>To program a pattern in 11-bit mode, use the CUSTOM PATTERN D[13:3] bits of registers 3Fh and 40h.</li> <li>To program a pattern in 14-bit mode, use the CUSTOM PATTERN D[13:0] bits of registers 3Fh and 40h.</li> <li>110 = Unused</li> </ul>	Bits D[2:0]	TEST PATTE	RN CH D	: Channel D test pattern progr	amma	ability
<ul> <li>01010101010.</li> <li>In 14-bit burst mode, output data ([D:0]) are an alternating sequence of 01010101010101 and 10101010101010.</li> <li>100 = Outputs digital ramp</li> <li>In 11-bit mode, output data increments by one 11-bit LSB every 8th clock cycle from code 0 to code 2047.</li> <li>In 14-bit burst mode, output data increments by one 14-bit LSB every clock cycle from code 0 to code 16383</li> <li>101 = Outputs custom pattern</li> <li>To program a pattern in 11-bit mode, use the CUSTOM PATTERN D[13:3] bits of registers 3Fh and 40h.</li> <li>To program a pattern in 14-bit mode, use the CUSTOM PATTERN D[13:0] bits of registers 3Fh and 40h.</li> <li>110 = Unused</li> </ul>		000 = Normal 001 = Outputs 010 = Outputs	operation all 0s all 1s			
In 11-bit mode, output data increments by one 11-bit LSB every 8th clock cycle from code 0 to code 2047. In 14-bit burst mode, output data increments by one 14-bit LSB every clock cycle from code 0 to code 16383 101 = Outputs custom pattern To program a pattern in 11-bit mode, use the CUSTOM PATTERN D[13:3] bits of registers 3Fh and 40h. To program a pattern in 14-bit mode, use the CUSTOM PATTERN D[13:0] bits of registers 3Fh and 40h. 10 = Unused		<i>010101010</i> In 14-bit bu	10. rst mode,	output data ([D:0]) are an altern		
<ul> <li>code 0 to code 2047. In 14-bit burst mode, output data increments by one 14-bit LSB every clock cycle from code 0 to code 16383</li> <li>101 = Outputs custom pattern To program a pattern in 11-bit mode, use the CUSTOM PATTERN D[13:3] bits of registers 3Fh and 40h. To program a pattern in 14-bit mode, use the CUSTOM PATTERN D[13:0] bits of registers 3Fh and 40h.</li> <li>110 = Unused</li> </ul>		100 = Outputs	s digital ra	mp		
To program a pattern in 11-bit mode, use the CUSTOM PATTERN D[13:3] bits of registers 3Fh and 40h. To program a pattern in 14-bit mode, use the CUSTOM PATTERN D[13:0] bits of registers 3Fh and 40h. 110 = Unused		code 0 to co In 14-bit but	ode 2047. rst mode,	output data increments by one		
registers 3Fh and 40h. To program a pattern in 14-bit mode, use the CUSTOM PATTERN D[13:0] bits of registers 3Fh and 40h. 110 = Unused		101 = Outputs	s custom p	pattern		
		registers 3F To program	h and 40 a pattern	h. ⊨in 14-bit mode, use the CUSTC		



	Texas
· Y	INSTRUMENTS

ZHCSA63B - AUGUST 2012 - REVISED NOVEMBER 2012

	R	egister A	ddress 37h (Default = 00h)			
D7	D6 D5	D4	D3	D2	D1	D0
	DIGITAL GAIN CH C		DIGITAL GAIN BYPASS CH C	I	EST PATTERN CH	С
Bits D[7:4]	DIGITAL GAIN	CH C: C	hannel C digital gain progr	ammabilit	у	
			gain programmability from 0 TAL ENABLE bit to '1' before			
	0000 = 0 - dB ga 0001 = 0.5 - dB ga 0010 = 1 - dB ga 0011 = 1.5 - dB ga 0100 = 2 - dB ga 0101 = 2.5 - dB ga 0111 = 3.5 - dB ga 1000 = 4 - dB ga 1001 = 4.5 - dB ga 1011 = 5.5 - dB ga 1000 = 6 - dB ga	gain gain gain gain gain gain gain gain				
Bit D3	-		S CH C: Channel C digital g	ain bynas	s	
Dir Do	0 = Normal ope	ration	or channel A is bypassed	un oypus		
Bits D[2:0]	TEST PATTER	N CH C:	Channel C test pattern pro	grammabi	lity	
		ram the to peration all 0s all 1s	est pattern for channel C.	-		
	<i>01010101010</i> In 14-bit burs	). t mode, o	data (D[10:0]) are an alterna output data ([D:0]) are an alte <i>10101010101010.</i>			<i>0101</i> and
	100 = Outputs	digital ram	ιp			
	code 0 to coo	le 2047. t mode, o	data increments by one 11-b output data increments by one			
	101 = Outputs	custom pa	attern			
	To program a registers 3Fh	a pattern i and 40h. a pattern i	n 11-bit mode, use the CUST n 14-bit mode, use the CUST			
	110 = Unused 111 = Unused					

	Register Address 3Dh (Default = 00h)									
D7 D6 D5 D4 D3 D2 D1 D0										
0	0	SEL OFFSET CORR	0	0	0	0	0			

# Bits D[7:6] Always write '0'

## Bit D5 SEL OFFSET CORR: Offset correction setting

This bit enables the offset correction feature for all four channels after the DIGITAL ENABLE bit is set to '1,' correcting mid-code to 1023. In addition, write the SPECIAL MODE 0 bit (register CFh, value 08h) for proper operation of the offset correction feature. Note that the offset correction feature should only be used in the default 11-bit mode. 0 = Offset correction disabled 1 = Offset correction enabled

Bits D[4:0] Always write '0'

### Register Address 3Fh (Default = 00h)

D7	D6	D5	D4	D3	D2	D1	D0
0	0	CUSTOM PATTERN D13	CUSTOM PATTERN D12	CUSTOM PATTERN D11	CUSTOM PATTERN D10	CUSTOM PATTERN D9	CUSTOM PATTERN D8

### Bits D[7:6] Always write '0'

# Bits D[5:0] CUSTOM PATTERN D[13:8]

Set the custom pattern using these bits for all four channels.

### Register Address 40h (Default = 00h)

D7	D6	D5	D4	D3	D2	D1	D0
CUSTOM							
PATTERN D7	PATTERN D6	PATTERN D5	PATTERN D4	PATTERN D3	PATTERN D2	PATTERN D1	PATTERN D0

# Bits D[7:0] CUSTOM PATTERN D[7:0]

Set the custom pattern using these bits for all four channels.



www.ti.com.cn

ADS58H40
----------

ww.ti.com.cn					ZHCS	A63B – AUGUS	T 2012-REVISED NOVEMBER 2
		F	Register Ad	dress 41h (I	Default = 00h)	)	
D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	Н	IGH RESOLUTI	ON SAMPLES, N	IH	AUTO BURST ENABLE
Bits D[7:5]		Always write	'0'				
Bits D[4:1]			UTION SAM	IPLES, NH			
			trol the num	ber of high-r	esolution sam	ples in 14-	bit burst mode with
		Equation 1: 2 <sup>10 + NH</sup>					
		-					
		0000: NH = 0 0001: NH = 1					
		0001: NH = 1 0010: NH = 2					
		0011: NH = 3					
		0100: NH = 4					
		0101: NH = 5					
		0110: NH = 6					
		0111: NH = 7					
		1000: NH = 8					
		1001: NH = 9 1010: NH = 10	)				
		1010: NH = 10 1011: NH = 11					
		1100: NH = 12					
		1101: NH = 13					
		1110: NH = 14	ŀ				
		1111: NH = 15	5				
Bit D0		AUTO BURST	ENABLE				
		0 = 14-bit burs	t mode disa	bled			
		1 = 14-bit burs	t mode auto	-enabled			

ZHCSA63B-	-AUGUST 20	12-REVISE	D NOVEMB	ER 2012			www.ti.com.cn
				Register Address	42h (Default = 00	h)	
D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	DIGITAL ENABLE	SNRB 45/90MHz	LOW RESOLUT	ION SAMPLES, NL
Bits D[7	<b>'</b> :4]	Alw	/ays writ	e '0'			
Bit D3		DIG	ITAL EN	IABLE			
				ain and offset correct ain and offset correct			
Bit D2		SN	RB 45/90	MHz: SNRBoost <sup>3G</sup>	<sup>+</sup> enable		
				est <sup>3G+</sup> enabled with solutions		(default after reset)	)
Bits D[1	:0]	LO	W RESO	LUTION SAMPLES	, NL		
		Equ	ese bits c lation 2:	ontrol the number o	f low-resolution sam	nples in 14-bit burs	t mode with (2)
		01: 10:	NL = 0 NL = 1 NL = 2 NL = 3				

# Register Address 44h (Default = 00h)

D7	D6	D5	D4	D3	D2	D1	D0
BMODE EN CH CD	BMODE EN CH AB	0	0	0	BMODE OVR ENABLE	0	DIS SNRB
Bit D7	BMODE EN CH C	D					
	0 = 14-bit burst m 1 = 14-bit burst m						
Bit D6	BMODE EN CH A	В					
	0 = 14-bit burst m 1 = 14-bit burst m						
Bits D[5:3]	Always write '0'						
Bit D2	BMODE OVR EN	ABLE					
	This bit can only b 0 = 14-bit data co 1 = The ADC data (OVRxx) section f	mes out w 1 out bit (D	ithout an C	DVR	xx. See the Overran	ge Indicati	on
Bit D1	Always write '0'						
Bit D0	DIS SNRB: Disat	le SNRBo	oost				
	This bit only funct 0 = Default 1 = SNRBoost <sup>3G+</sup>						



www.ti.com.cn



				<b>Register Addr</b>	ess 45h (Default =	= 00h)		
D7	D6	D5	D4	D3	D	2	D1	D0
0	0	0	0	SEL OVR	GLOBAL PO	VER DOWN	0	CONFIG PDN PIN
Bits D[7	':4]	Alv	ays write	e '0'				
Bit D3		SE	OVR: O	VR selection				
		-		R selected VR selected. S	ee the Overrange	Indication (OVR:	xx) sectio	n for details.
Bit D2		GL	OBAL PO	WER DOWN				
		1 =		wer down. All A	ADC channels, inte from this mode is		and outp	ut buffers are
Bit D1		Alw	ays write	e '0'				
Bit D0		СО	NFIG PDI	N PIN				
		0 = time 1 = refe	The PDN from sta The PDN rences, a	ndby mode is fa pin functions a	s a standby pin. Al	own pin. All ADC	C channel	s, internal
				Register Addr	ess A9h (Default :	= 00h)		
D7		D6	D5	D4	D3	D2	D1	D0
		0	0	0		CLOCKOUT DELA	(	

Bits D[6:3] **CLOCKOUT DELAY PROG CH AB** 

These bits program the clock out delay for channels A and B, see Table 5.

ZHCSA63B-AUGUST 2012-REVISED NOVEMBER 2012

		Regis	ter Address A	ACh (Default	= 00h)		
D7	D6	D5	D4	D3	D2	D1	D0
0		CLOCKOUT DEL	AY PROG CH CD	)	0	0	0
0		CLOCKOUT DEL	AY PROG CH CD	)	0	0	

# Bit D7 Always write '0'

# Bits D[7:4] CLOCKOUT DELAY PROG CH CD

These bits program the clock out delay for channels C and D, as shown in Table 5.

# Bits D[2:0] Always write '0'

### Table 5. Clock Out Delay Programmability for All Channels

CLOCKOUT DELAY PROG CHxx	DELAY (ps)
0000	0
0001	-30
0010	70
0011	30
0100	-150
0101	-180
0110	-70
0111	-110
1000	270
1001	230
1010	340
1011	300
1100	140
1101	110
1110	200
1111	170

### Register Address C3h (Default = 00h)

D7	D6	D5	D4	D3	D2	D1	D0
			FAST OVR TH	HRESH PROG			

Bits D[7:0]

### FAST OVR THRESH PROG

The ADS58H40 has a fast OVR mode that indicates an overload condition at the ADC input. The input voltage level at which the overload is detected is referred to as the threshold and is programmable using the FAST OVR THRESH PROG bits. FAST OVR is triggered seven output clock cycles after the overload condition occurs. To enable the FAST OVR programmability, enable the EN FAST OVR THRESH register bit. The threshold at which fast OVR is triggered is (full-scale × [the decimal value of the FAST OVR THRESH PROG bits] / 255).

After reset, when EN FAST OVR THRESH PROG is set, the default value of the FAST OVR THRESH PROG bits is 230 (decimal).



D6 0 5AST OVF bit enable ays write D5 0 Ays write CIAL MOI bit must b ays write D6 0 CIAL MOI	D5 0 R THRESH es the ADS '0' Register Ad 0 '0' DE 0 be set to '1' '0' Register Ad D5 0 DE 1 1 for optim	ddress CFh ( SPECIA When the SE ddress D4h ( D4 0	D3           0           0           0           0           0           0           0           0           0           0           0           0           0           0           0	D2 0 d to select the <b>0h)</b> D2 0 CORR bit is 5 <b>0h)</b> D2 0	D1 0 e fast OVR thre D1 0 selected. D1 0	D0 0 D0 0
0 FAST OVF bit enable ays write D5 0 Ays write CIAL MOI bit must b ays write D6 0 CIAL MOI r to Table dance.	0 R THRESH es the ADS '0' Register Ad 0 '0' DE 0 be set to '1' '0' Register Ad D5 0 DE 1 1 for optim	0 1 58H40 to be ddress CFh ( SPECIA ' when the SE ddress D4h ( D4 0	0 programmed (Default = 0( D3 AL MODE 0 EL OFFSET (Default = 0( D3 0	0 d to select the 0h) D2 0 CORR bit is 1 0h) D2 0	0 e fast OVR thre D1 0 Selected.	0 eshold. 0 0 0
AST OVF bit enable ays write D5 0 Ays write CIAL MOI bit must b ays write D6 0 CIAL MOI r to Table dance.	R THRESH es the ADS '0' Register Ad D4 0 0 '0' DE 0 be set to '1' '0' Register Ad D5 0 DE 1 1 for optim	ddress CFh ( SPECIA ' when the SE ddress D4h ( D4 0	programmed (Default = 0( D3 AL MODE 0 EL OFFSET (Default = 0( D3 0	d to select the <b>0h)</b> D2 0 CORR bit is <b>0h)</b> D2 0 CORR bit is 0 0	e fast OVR three D1 0 Selected.	2000
bit enable ays write D5 0 ays write CIAL MOI bit must b ays write D6 0 CIAL MOI r to Table dance.	es the ADS '0' Register Ad 0 '0' DE 0 be set to '1' '0' Register Ad D5 0 DE 1 1 for optim	ddress CFh ( SPECIA When the SE ddress D4h ( D4 0	(Default = 00 D3 AL MODE 0 EL OFFSET (Default = 00 D3 0	0h)	D1 0 selected. D1 0	D0 0 D0 0
Ays write D5 0 Ays write CIAL MOI bit must b Ays write B D6 0 CIAL MOI r to Table dance.	'0' Register Ac D4 0 '0' DE 0 be set to '1' '0' Register Ac D5 0 DE 1 1 for optim	ddress CFh ( SPECIA ' when the SE ddress D4h ( D4 0	(Default = 00 D3 AL MODE 0 EL OFFSET (Default = 00 D3 0	0h)	D1 0 selected. D1 0	D0 0 D0 0
R D5 0 Ays write CIAL MOI bit must b ays write D6 0 CIAL MOI r to Table dance.	Register Ad         D4         D4         0           '0'         0	SPECIA ' when the SE ddress D4h ( D4 0	D3 AL MODE 0 EL OFFSET (Default = 00 D3 0	D2 0 CORR bit is 5 0h) D2 0	0 selected. D1 0	0 D0 0
D5 0 ays write CIAL MOI bit must b ays write D6 0 CIAL MOI r to Table dance.	D4 0 <b>'0'</b> <b>DE 0</b> be set to '1' <b>'0'</b> <b>Register A</b> ( D5 0 <b>DE 1</b> 1 for optim	SPECIA ' when the SE ddress D4h ( D4 0	D3 AL MODE 0 EL OFFSET (Default = 00 D3 0	D2 0 CORR bit is 5 0h) D2 0	0 selected. D1 0	0 D0 0
0 ays write of CIAL MOI bit must b ays write of D6 0 CIAL MOI r to Table dance.	0 '0' DE 0 be set to '1' '0' Register Ac D5 0 DE 1 1 for optim	' when the SE ddress D4h ( D4 0	AL MODE 0 EL OFFSET (Default = 00 D3 0	0 CORR bit is 5 0h) D2 0	0 selected. D1 0	0 D0 0
ays write CIAL MOI bit must b ays write D6 0 CIAL MOI r to Table dance.	'0' DE 0 be set to '1' '0' Register Ac D5 0 DE 1 1 for optim	' when the SE ddress D4h ( D4 0	EL OFFSET ( <b>Default = 0</b> ( D3 0	CORR bit is a <b>Oh)</b>	D1	D0 0
CIAL MOI bit must b ays write D6 0 CIAL MOI r to Table dance.	DE 0 be set to '1' '0' Register Ad D5 0 DE 1 1 for optim	ddress D4h ( D4 0	(Default = 00 D3 0	<b>0h)</b> D2 0	D1 0	0
bit must b ays write D6 0 CIAL MOI r to Table dance.	be set to '1' <b>'0'</b> Register Ad D5 0 DE 1 1 for optim	ddress D4h ( D4 0	(Default = 00 D3 0	<b>0h)</b> D2 0	D1 0	0
Ays write D6 0 CIAL MOI r to Table dance.	'0' Register Ad D5 0 DE 1 1 for optim	ddress D4h ( D4 0	(Default = 00 D3 0	<b>0h)</b> D2 0	D1 0	0
Ays write D6 0 CIAL MOI r to Table dance.	'0' Register Ad D5 0 DE 1 1 for optim	ddress D4h ( D4 0	(Default = 00 D3 0	<b>0h)</b> D2 0	D1 0	0
D6 0 CIAL MOI r to Table dance.	Register Ad D5 0 DE 1 1 for optim	D4	D3 0	D2 0	0	0
D6 0 CIAL MOI r to Table dance.	D5 0 DE 1 1 for optim	D4	D3 0	D2 0	0	0
0 CIAL MOI r to Table dance.	0 DE 1 1 for optim	0	0	0	0	0
CIAL MOI r to Table dance.	DE 1 1 for optim					
r to Table dance.	1 for optim	nal performan	ice in a giver	n frequency t	and and sour	ce
	101					
ays write						
	0					
R	Register A	ddress D5h (	Default = 0	0h)		
D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	0	0
CIAL MOI	DE 2					
r to Table dance.	1 for optim	nal performan	ice in a giver	n frequency b	and and sour	ce
ays write '	'0'					
R	Register A	ddress D6h (	/Default = 0	0h)		
D6	D5	D4	DCIAUR = 00	D2	D1	D0
0	0	0	0	0	0	0
r ay	to Table ance. <b>/s write</b> F D6 0	ance. /s write '0' Register A D6 D5	to Table 1 for optimal performant ance. <b>rs write '0'</b> <b>Register Address D6h (</b> <u>D6 D5 D4</u> 0 0 0	to Table 1 for optimal performance in a given ance. <b>rs write '0'</b> <b>Register Address D6h (Default = 0</b> <u>D6 D5 D4 D3</u> 0 0 0 0	to Table 1 for optimal performance in a given frequency bance. <b>rs write '0'</b> Register Address D6h (Default = 00h)         D6       D5       D4       D3       D2         0       0       0       0	to Table 1 for optimal performance in a given frequency band and source. <b>rs write '0'</b> Register Address D6h (Default = 00h)         D6       D5       D4       D3       D2       D1         0       0       0       0       0       0         IAL MODE 3

		REVISED NOVE					v	ww.ti.com.
			Registe	er Address D7h (I	Default = 00h)			
D7	D6	D5	D4	D3	D2		D1	D0
0	0	0	0	SPECIAL MODE	5 SPECIAL I	MODE 4	0	0
Bits D[7:4]		Always w	vrite '0'					
Bit D3		SPECIAL	MODE 5					
		Refer to T impedanc		optimal performanc	e in a given frequ	ency band	and source	•
Bit D2		SPECIAL	MODE 4					
		Refer to T impedanc		optimal performanc	e in a given frequ	ency band	and source	)
Bits D[1:0]		Always w	vrite '0'					
			Registe	er Address DBh (I	Default = 00h)			
D7	D6	I	D5	D4	D3	D2	D1	D0
0	0	SPECIA	L MODE 7	SPECIAL MODE	6 0	0	0	0
Bits D[7:6]		Always w	rite '0'					
Bit D5		SPECIAL						
			able 1 for c	optimal performanc	e in a given frequ	ency band	and source	9
Bit D4		SPECIAL	MODE 6					
		Defer to T						
		impedanc		optimal performanc	e in a given frequ	ency band	and source	•
Bits D[3:0]			e.	optimal performanc	e in a given frequ	ency band	and source	•
Bits D[3:0]		impedanc	e. vrit <b>e '0'</b>			ency band	and source	
Bits D[3:0]	D6	impedanc	e. vrit <b>e '0'</b>	optimal performand er Address F0h (I D4		ency band D2	and source	D0
	D6 0	impedanc Always w	e. vrite '0' Registe	er Address F0h (I	Default = 00h)	·		
D7 0		impedanc <b>Always w</b> <sub>D5</sub>	e. rrite '0' Registe DDE 10	er Address F0h (I D4	Default = 00h)	D2	D1	D0
D7 0 Bits D[7:6]		impedanc Always w D5 SPECIAL MC Always w	e. rrite '0' Registe DDE 10	er Address F0h (I D4	Default = 00h)	D2	D1	D0
D7 0 Bits D[7:6]		impedance Always w D5 SPECIAL MC Always w SPECIAL	e. rrite '0' Registe DDE 10 s rrite '0' MODE 10 Cable 1 for c	er Address F0h (I D4	Default = 00h) D3 SPECIAL MODE 8	D2 0	D1 0	D0 0
D7 0 Bits D[7:6] Bit D5		impedance Always w D5 SPECIAL MC Always w SPECIAL Refer to T	e. rrite '0' Registe DDE 10 strite '0' MODE 10 fable 1 for c e.	er Address F0h (I D4 SPECIAL MODE 9	Default = 00h) D3 SPECIAL MODE 8	D2 0	D1 0	D0 0
D7 0 Bits D[7:6] Bit D5		impedance Always w D5 SPECIAL MC Always w SPECIAL Refer to T impedance SPECIAL	e. rrite '0' Registe DDE 10 rrite '0' MODE 10 fable 1 for c e. MODE 9 fable 1 for c	er Address F0h (I D4 SPECIAL MODE 9	Default = 00h) D3 SPECIAL MODE 8	D2 0 ency band	D1 0	D0 0
D7		impedance Always w D5 SPECIAL MC Always w SPECIAL Refer to T impedance SPECIAL Refer to T	e. rrite '0' Registe DDE 10 rrite '0' MODE 10 Gable 1 for c e. MODE 9 Gable 1 for c e.	er Address F0h (E D4 SPECIAL MODE 9	Default = 00h) D3 SPECIAL MODE 8	D2 0 ency band	D1 0	D0 0
D7 0 Bits D[7:6] Bit D5 Bit D4		impedance Always w D5 SPECIAL MC Always w SPECIAL Refer to T impedance SPECIAL Refer to T impedance SPECIAL	e. rrite '0' Registe DDE 10 rrite '0' MODE 10 Gable 1 for c e. MODE 9 Gable 1 for c e. MODE 8 Gable 1 for c	er Address F0h (E D4 SPECIAL MODE 9	Default = 00h) D3 SPECIAL MODE 8 Re in a given frequ	D2 0 ency band	D1 0 and source and source	D0 0



www.ti.com.cn					ZHC	SA63B – AUGUST	2012-REVISED NO	OVEMBER 20		
			Register	Address F1h (I	Default = 00	h)				
D7	D6		D5	D4	D3	D2	D1	D0		
0	0	SPECI	AL MODE 11	0	0	ENABL	E LVDS SWING	PROG		
Bits D[7:6]	Alv	ways writ	e '0'							
Bit D7	SF	PECIAL M	ODE 11							
		efer to Tab pedance.	le 1 for opt	timal performan	e in a given	frequency ba	and and source	9		
Bits D[4:3]	Al	ways writ	e '0'							
Bits D[2:0]										
	00 = LVDS swing control disabled 01 = Do not use 10 = Do not use 11 = LVDS swing control enabled									
			Register	Address F5h (I	Default = 00	h)				
D7	D6	1	D5	D4 D	3 D2		D1	D0		
0	SPECIAL MO	DE 13	0	0	) 0	SPEC	IAL MODE 12	0		
Bit D7	Δl	ways writ	ה י <b>ח</b> י							
Bit D6		PECIAL M								
	Re			timal performan	e in a given	frequency ba	and and source	Ð		
Bits D[5:2]	Al	ways writ	e '0'							
Bit D1	SF	PECIAL M	ODE 12							
	Re			timal performan	e in a given	frequency ba	and and source	9		
Bit D0	Al	ways writ	e '0'							
			Register	Address 4Ah (I	Default = 00	h)				
D7	D6	D5	D4	D3	D2	D1	D0	)		

### Bits D[7:1] Always write '0'

### Bit D0 SPECIAL MODE 14

Set the SPECIAL MODE[17:14] bits high to reduce the minimum functional clock speed to 10 MSPS. Usage of these bits should be limited to functional checks only because performance degrades when these bits are set high.

Bit D0

Bit D0

TEXAS INSTRUMENTS

www.ti.com.cn

		F	Register Ad	dress 62h (E	Default = 00h	ı)	
D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	0	0	SPECIAL MODE 15
Bits D[7:1] Bit D0		Always write SPECIAL MO	DE 15	7.4.41 bits bis			

Set the SPECIAL MODE[17:14] bits high to reduce the minimum functional clock speed to 10 MSPS. Usage of these bits should be limited to functional checks only because performance degrades when these bits are set high.

#### Register Address 92h (Default = 00h)

D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	0	0	SPECIAL MODE 16

#### Bits D[7:1] Always write '0'

ZHCSA63B-AUGUST 2012-REVISED NOVEMBER 2012

#### SPECIAL MODE 16

Set the SPECIAL MODE[17:14] bits high to reduce the minimum functional clock speed to 10 MSPS. Usage of these bits should be limited to functional checks only because performance degrades when these bits are set high.

#### Register Address 7Ah (Default = 00h)

D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	0	0	SPECIAL MODE 17

#### Bits D[7:1] Always write '0'

#### SPECIAL MODE 17

Set the SPECIAL MODE[17:14] bits high to reduce the minimum functional clock speed to 10 MSPS. Usage of these bits should be limited to functional checks only because performance degrades when these bits are set high.



www.ti.com.cn						ZHCSA63B-AU	JGUST 2012-	-REVISED I	NOVEMBER 201	
		Regi	ster Addr	ress EAh (	(Default :	= 00h)				
	D7		D6	D5	D4	D3	D2	D1	D0	
SNRB PIN OVRD         0         <										
Bit D7 SNRB PIN OVRD										
	0 = SNRBoost <sup>3G+</sup> is controlled by the SNRB pin. 1 = SNRBoost <sup>3G+</sup> is controlled by the DIS SNRB register bit.									
Bits D[6:0]	Alw	/ays write '0'				-				
		Regi	ster Addı	ress FEh (	Default :	= 00h)				
D7 D6 D5			D4		D3	D2	D1		D0	
0	0	0	0	PD	N CH D	PDN CH C	PDN	CH A	PDN CH B	
Bits D[7:4]	Alw	ays write '0'								
Bit D3		N CH D: Powe	r-down c	hannel D						
	Cha	annel D is powe	ered dowr	۱.						
Bit D2	PDI	N CH C: Powe	r-down c	hannel C						
	Cha	annel C is powe	ered dowr	۱.						
Bit D1	Bit D1 PDN CH B: Power-down channel A									
	Cha	annel B is powe	ered down	۱.						
Bit D0		N CH A: Powe								
	Cha	annel A is powe	ered down	).						



### APPLICATION INFORMATION

#### THEORY OF OPERATION

The ADS58H40 is a quad-channel, 11-bit, analog-to-digital converter (ADC) with sampling rates up to 250 MSPS. At every falling edge of the input clock, the analog input signal for each channel is sampled simultaneously. The sampled signal in each channel is converted by a pipeline of low-resolution stages. In each stage, the sampled-and-held signal is converted by a high-speed, low-resolution, flash sub-ADC. The difference (residue) between the stage input and its quantized equivalent is gained and propagates to the next stage. At every clock, each subsequent stage resolves the sampled input with greater accuracy. The digital outputs from all stages are combined in a digital correction logic block and digitally processed to create the final code, after a data latency of 10 clock cycles. The digital output is available in a double data rate (DDR) low-voltage differential signaling (LVDS) interface and is coded in binary twos complement format.

### ANALOG INPUT

The analog input consists of a switched-capacitor-based differential sample-and-hold architecture. This differential topology results in very good ac performance even for high input frequencies at high sampling rates.

The INP and INM pins must be externally biased around a common-mode voltage of 1.15 V, available on the VCM pin. For a full-scale differential input, each input pin (INP, INM) must swing symmetrically between VCM + 0.5 V and VCM – 0.5 V, resulting in a 2-V<sub>PP</sub> differential input swing.

The input sampling circuit has a high 3-dB bandwidth that extends up to 500 MHz when a 50- $\Omega$  source drives the ADC analog inputs.

#### **Drive Circuit Requirements**

For optimum performance, the analog inputs must be driven differentially. This configuration improves the common-mode noise immunity and even-order harmonic rejection. A 5- $\Omega$  to 15- $\Omega$  resistor in series with each input pin is recommended to damp out ringing caused by package parasitics.

Spurious-free dynamic range (SFDR) performance can be limited because of several reasons (such as the effect of sampling glitches, sampling circuit nonlinearity, and quantizer nonlinearity that follows the sampling circuit). Depending on the input frequency, sampling rate, and input amplitude, one of these metrics plays a dominant part in limiting performance. At very high input frequencies, SFDR is determined largely by the device sampling circuit nonlinearity typically limits performance.

Glitches are caused by opening and closing the sampling switches. The driving circuit should present a low source impedance to absorb these glitches, otherwise these glitches may limit performance. A low impedance path between the analog input pins and VCM is required from the common-mode switching currents perspective as well. This impedance can be achieved by using two resistors from each input terminated to the common-mode voltage (VCM).


The ADS58H40 includes an internal R-C filter from each input to ground. The purpose of this filter is to absorb the sampling glitches inside the device itself. The R-C component values are also optimized to support high input bandwidth (up to 500 MHz). However, using an R-LC-R filter (refer to Figure 46, Figure 47, Figure 48, Figure 49, and Figure 50) improves glitch filtering, thus further resulting in better performance.



ADS58H40

#### www.ti.com.cn

In addition, the drive circuit may have to be designed to provide a low insertion loss over the desired frequency range and matched source impedance. In doing so, the ADC input impedance must be considered. Figure 43, Figure 44, and Figure 45 show the impedance ( $Z_{IN} = R_{IN} \parallel C_{IN}$ ) at the ADC input pins.



# (1) X = A, B, C, or D.

(2)  $Z_{IN} = R_{IN} || (1/j\omega C_{IN}).$ 

Figure 43. ADC Equivalent Input Impedance




Figure 44. ADC Analog Input Resistance (R<sub>IN</sub>) vs Frequency




Figure 45. ADC Analog Input Capacitance (C<sub>IN</sub>) vs Frequency



#### **Driving Circuit**

Two example driving circuits with a  $50-\Omega$  source impedance are shown in Figure 46 and Figure 47. The driving circuit in Figure 46 is optimized for input frequencies in the second Nyquist zone (centered at 185 MHz), whereas the circuit in Figure 47 is optimized for input frequencies in third Nyquist zone (centered at 310 MHz).

Note that both drive circuits are terminated by 50  $\Omega$  near the ADC side. This termination is accomplished with a 25- $\Omega$  resistor from each input to the 1.15-V common-mode (VCM) from the device. This architecture allows the analog inputs to be biased around the required common-mode voltage.

The mismatch in the transformer parasitic capacitance (between the windings) results in degraded even-order harmonic performance. Connecting two identical RF transformers back-to-back helps minimize this mismatch and good performance is obtained for high-frequency input signals.




Figure 46. Driving Circuit for a  $50-\Omega$  Source Impedance and Input Frequencies in the Second Nyquist Zone




Figure 47. Driving Circuit for a 50- $\Omega$  Source Impedance and Input Frequencies in the Third Nyquist Zone

# ADS58H40



www.ti.com.cn

#### ZHCSA63B-AUGUST 2012-REVISED NOVEMBER 2012

Appropriate high-performance modes must be written to ensure best performance in a given Nyquist zone and source impedance. Table 6 summarizes all available high-performance modes.

			f <sub>S</sub> = 245.	f <sub>S</sub> = 184.32 MSPS			
ADDRESS (Hex)	DATA (Hex)	R <sub>S</sub> = 50 ZONE = 2	R <sub>S</sub> = 100 ZONE = 2	R <sub>S</sub> = 50 ZONE = 3	R <sub>S</sub> = 100 ZONE = 3	R <sub>S</sub> = 50 ZONE = 2	R <sub>S</sub> = 100 ZONE = 2
D4	80				$\checkmark$		
D5	80				$\checkmark$		
D6	80	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	
D7	0C	$\checkmark$	$\checkmark$	$\checkmark$		$\checkmark$	$\checkmark$
DB	30				$\checkmark$		
F0	38					$\checkmark$	$\checkmark$
F1	20	$\checkmark$		$\checkmark$		$\checkmark$	
F5	42				$\checkmark$		

Table 6. High-Performance Modes Summary<sup>(1)(2)</sup>

(1)  $R_S$  refers to the source impedance. Zone refers to the Nyquist zone in which the signal band lies. Zone = 2 corresponds to the signal band that lies between  $f_S$  / 2 and  $f_S$ . Zone = 3 corresponds to the signal band that lies between  $f_S$  and  $3 \times f_S$  / 2.

(2) Best performance can be achieved by writing these modes depending upon source impedance, band of operation, and sampling speed.

Two example driving circuits with  $100-\Omega$  differential termination are shown in Figure 48 and Figure 49. In these example circuits, the 1:2 transformer (T1) is used to transform the 50- $\Omega$  source impedance into a differential 100  $\Omega$  at the input of the band-pass filter. In Figure 48, the parallel combination of two 68- $\Omega$  resistors and one 120-nH inductor and two 100- $\Omega$  resistors is used (100- $\Omega$  is the effective impedance in pass-band) for better performance. The required high-performance modes for these applications are given in Table 6.





Figure 48. Driving Circuit for a 100- $\Omega$  Source Impedance and Input Frequencies in the Second Nyquist Zone





ZHCSA63B-AUGUST 2012-REVISED NOVEMBER 2012



www.ti.com.cn

#### Input Common Mode


To ensure a low-noise, common-mode reference, the VCM pin should be filtered with a  $0.1-\mu$ F low-inductance capacitor connected to ground. The VCM pin is designed to directly bias the ADC inputs (refer to Figure 46 to Figure 49).

Each ADC input pin sinks a common-mode current of approximately 1.5  $\mu$ A per MSPS of clock frequency. When a differential amplifier is used to drive the ADC (with dc-coupling), ensure that the output common-mode of the amplifier is within the acceptable input common-mode range of the ADC inputs (VCM ± 25 mV).

#### **Clock Input**

The ADS58H40 clock inputs can be driven differentially with a sine, LVPECL, or LVDS source with little or no difference in performance between them. The common-mode voltage of the clock inputs is set to 0.95 V using internal 5-k $\Omega$  resistors, as shown in Figure 50. This setting allows the use of transformer-coupled drive circuits for sine-wave clock or ac-coupling for LVPECL, LVDS, and LVCMOS clock sources (see Figure 51, Figure 52, and Figure 53).


For best performance, the clock inputs must be driven differentially, thereby reducing susceptibility to commonmode noise. TI recommends keeping the differential voltage between clock inputs less than 1.8 V<sub>PP</sub> to obtain best performance. A clock source with very low jitter is recommended for high input frequency sampling. Bandpass filtering of the clock source can help reduce the effects of jitter. There is no change in performance with a non-50% duty cycle clock input.



C<sub>EQ</sub> is 1 pF to 3 pF and is the equivalent input capacitance of the clock buffer.

Figure 50. Internal Clock Buffer





(1)  $R_T$  is the termination resistor (optional).






Figure 52. LVPECL Clock Driving Circuit

### **OVERVIEW OF OPERATING MODES**

There are three available operating modes: 11-bit, 250-MSPS mode; 11-bit SNRBoost<sup>3G+</sup>, 250-MSPS mode; and 14-bit, 250-MSPS mode (burst mode). Table 7 shows a summary of the operating modes.

		RESULTING MOI	DE OF OPERATION
PIN SETTING	REGISTER SETTING	CHANNELS A AND B	CHANNELS C AND D
Default (after power up)	—	11 bit, 250 MSPS	11 bit, 250 MSPS
	—	SNRBoost <sup>3G+</sup> , 90 MHz	SNRBoost <sup>3G+</sup> , 90 MHz
Set SNRB pin high	Set SNRB 45/95MHz bit (register 42h, value 4h)	SNRBoost <sup>3G+</sup> , 45 MHz	SNRBoost <sup>3G+</sup> , 45 MHz
Set SNRB pin high	Set BMODE EN CH AB bit (register 44h, value 40h)	Burst mode: Low resolution = 11 bits at 250 MSPS High resolution = 14 bits at 250 MSPS	SNRBoost <sup>3G+</sup> , 90 MHz
Set SNRB pin high	Set BMODE EN CH CD bit (register 44h, value 80h)	SNRBoost <sup>3G+</sup> , 90 MHz	Burst mode: Low resolution = 11 bits at 250 MSPS High resolution = 14 bits at 250 MSPS
Set SNRB pin low (default)	Set both BMODE EN CH AB and BMODE EN CH CD bits (register 44h, value C0h)	Burst mode: Low resolution = 11 bits at 250 MSPS High resolution = 14 bits at 250 MSPS	Burst mode: Low resolution = 11 bits at 250 MSPS High resolution = 14 bits at 250 MSPS


#### Table 7. Operating Mode Summary

11-Bit, 250-MSPS Mode: Output of the 11 MSBs on the digital DDR LVDS interface.

11-Bit SNRBoost<sup>3G+</sup>, 250-MSPS Mode: 11-bit output using SNRBoost<sup>3G+</sup> signal processing.

- 90-MHz wide (centered on f<sub>S</sub> / 4)
- 45-MHz wide (centered on f<sub>S</sub> / 8 and 3 f<sub>S</sub> / 8)

**14-Bit, 250-MSPS (Burst) Mode:** In burst mode, the 14-bit, 250-MSPS digital output data stream alternates between high resolution (14-bit) and low resolution (11-bit). The high-resolution sample can be transmitted using the burst trigger input (TRIG\_EN). The HIRES output flag indicates high-resolution data. The amount of high-resolution samples is programmable.



ZHCSA63B - AUGUST 2012 - REVISED NOVEMBER 2012

Figure 53. LVDS Clock Driving Circuit




Figure 54. Typical LVCMOS Clock Driving Circuit

ZHCSA63B-AUGUST 2012-REVISED NOVEMBER 2012



www.ti.com.cn

There are two different options available in burst mode: auto-trigger and manual-trigger.

- Auto-Trigger Mode: After transmission of the final low-resolution sample, the ADS58H40 immediately begins sending the high-resolution samples. However, auto-trigger mode requires an initial trigger at the TRIG\_EN pin to start the high-resolution process. Thereafter, all subsequent triggers are automated.
- Manual-Trigger Mode: After transmission of the final low-resolution sample, the ADS58H40 is ready for the manual trigger of a high-resolution data burst indicated by the TRIG\_RDY flag. The high-resolution samples are triggered every time by the rising edge of the pulse on the TRIG\_EN pin.

The default mode of operation is 11-bit resolution. A set of two channels (channels A and B and channels C and D) can be in either SNRBoost<sup>3G+</sup> mode or in burst mode, separately.

SNRBoost<sup>3G+</sup> can be enabled by the SNRB pin or by the SPI bit (SNRB PIN OVRD). However, burst mode can only be enabled by using an SPI register bit. In burst mode, the automatic trigger can be enabled by setting the SPI register bit AUTO BURST ENABLE (register 41h, bit 0) and the manual trigger can be enabled through the TRIG\_EN pin. Table 7 summarizes the process for enabling SNRBoost<sup>3G+</sup> from pin settings and enabling burst mode from the SPI registers on different channels.

#### Burst Mode

After enabling burst mode, the device is limited to 11-bit (low-resolution) samples until a trigger is asserted through the TRIG\_EN pin. A TRIG\_EN rising edge causes the device to output a set of 14-bit (high-resolution) samples, followed by another set of 11-bit (low-resolution) samples.

In auto-trigger mode (set using the SPI register), this cycle repeats as long as the device is in burst mode. In manual-trigger mode, this cycle is followed by a delay until the next rising edge on the TRIG\_EN pin occurs. During this cycle (high-resolution samples followed by low-resolution samples), any edge on TRIG\_EN is ignored.

The HIRES output flag is set high when the device outputs high-resolution, 14-bit data; otherwise, HIRES is '0'. The TRIG\_RDY output flag is set high while the device waits for a rising edge on the TRIG\_EN pin; otherwise, this flag is cleared.

The ratio of high-resolution, 14-bit samples to low-resolution, 11-bit samples is programmable between 1:8 and 1:64. The number of high-resolution, 14-bit samples is also programmable.

The number of 14-bit, high-resolution samples is shown in Equation 3:  $2^{10 + NH}$ 

where:  $0 \le NH \le 15$  (3)

The number of 11-bit, low-resolution samples is shown in Equation 4:  $2^{13 + NH + NL}$ 

where:

0 ≤ NL ≤ 3

(4)

Both NH and NL parameters can be programmed through the SPI at any time, but are internally updated at the end of the high-resolution data transmission.



ZHCSA63B-AUGUST 2012-REVISED NOVEMBER 2012

# www.ti.com.cn

#### Manual-Trigger Mode

Figure 55 shows a timing diagram for this mode.




Figure 55. Timing For Manual-Trigger Mode

#### Auto-Trigger Mode

In this mode, the output data cycles automatically between 11-bit and 14-bit resolution, as shown in Figure 56. After the first rising edge of the pulse on TRIG\_EN that turns the 14-bit burst mode on, the device continues to provide high-resolution samples interlaced with low-resolution samples and any subsequent edge on TRIG\_EN is ignored. The TRIG\_RDY output flag is invalid in this mode.




Figure 56. Timing for Auto-Trigger Mode



#### **Overrange Indication (OVRxx)**

The ADS58H40 outputs overrange information on the Dxx0P and Dxx0M pins (where xx = channels A and B or channels C and D) of the digital output interface. When transmitting high-resolution (14-bit) output data in burst mode, Dxx0P and Dxx0M transmit the output data LSB instead. An OVR timing diagram is shown in Figure 57.




Figure 57. Overrange Indicator (OVR) Timing

Normal overrange indication (OVR) shows the event of the ADS58H40 digital output being saturated when the input signal exceeds the ADC full-scale range. Normal OVR has the same latency as digital output data. However, an overrange event can be indicated earlier (than normal latency) by using the fast OVR mode. The fast OVR mode (enabled by default) is triggered seven clock cycles after the overrange condition that occurred at the ADC input. The fast OVR thresholds are programmable with the FAST OVR THRESH PROG bits (refer to Table 4, register address C3h). At any time, either normal or fast OVR mode can be programmed on the DxxOP and DxxOM pins. A block diagram indicating required register writes to enable OVR is shown in Figure 58.




Figure 58. OVR Block Diagram



#### SNRBoost<sup>3G+</sup> Implementation

There are two possible filter configurations in SNRBoost<sup>3G+</sup> mode. The SNRBoost<sup>3G+</sup> bandwidth can be set to 90 MHz (Figure 59) or 45 MHz (Figure 60). In the 45-MHz mode, there are two 45-MHz filter bands available simultaneously. One band is centered on  $f_S / 8$  (low side) and the other band is centered on 3  $f_S / 8$  (high side). The filter configurations are detailed in Table 8.

Table 8. SNRBoost<sup>3G+</sup> Filter Configurations

		U	
	CORNER FR	EQUENCIES	
BANDWIDTH (MHz)	START	STOP	CENTER FREQUENCY
90	0.06 × f <sub>S</sub>	0.44 × f <sub>S</sub>	f <sub>S</sub> / 4
45 (low side)	0.03 × f <sub>S</sub>	0.216 × f <sub>S</sub>	f <sub>S</sub> / 8
45 (high side)	0.286 × f <sub>S</sub>	0.466 × f <sub>S</sub>	3 × f <sub>S</sub> / 8




Figure 59. 90-MHz SNRBoost<sup>3G+</sup> Filter Bandwidth Centered on f<sub>s</sub> / 4




Figure 60. 45-MHz SNRBoost<sup>3G+</sup> Filter Bandwidth Centered on  $f_S$  / 8 and 3  $f_S$  / 8

#### ZHCSA63B-AUGUST 2012-REVISED NOVEMBER 2012

#### GAIN FOR SFDR AND SNR TRADE-OFF

The ADS58H40 includes gain settings that can be used to obtain improved SFDR performance. The gain is programmable from 0 dB to 6 dB (in 0.5-dB steps) using the DIGITAL GAIN CH X register bits. For each gain setting, the analog input full-scale range scales proportionally, as shown in Table 9.

GAIN (dB)	ТҮРЕ	FULL-SCALE (V <sub>PP</sub> )
0	Default after reset	2
1	Fine, programmable	1.78
2	Fine, programmable	1.59
3	Fine, programmable	1.42
4	Fine, programmable	1.26
5	Fine, programmable	1.12
6	Fine, programmable	1

#### Table 9. Full-Scale Range Across Gains

SFDR improvement is achieved at the expense of SNR; for each gain setting, SNR degrades by approximately 0.5 dB to 1 dB. SNR degradation is diminished at high input frequencies. As a result, the fine gain is very useful at high input frequencies because SFDR improvement is significant with marginal degradation in SNR. Therefore, fine gain can be used to trade-off between SFDR and SNR.

After a reset, the gain function is disabled. To use fine gain:

- First, program the DIGITAL ENABLE bits to enable digital functions.
- This setting enables the gain for all four channels and places the device in a 0-dB gain mode.
- For other gain settings, program the DIGITAL GAIN CH X register bits.

#### **DIGITAL OUTPUT INFORMATION**


The ADS58H40 provides 11-bit (or 14-bit in burst mode) digital data for each channel and two output clocks in LVDS mode. Output pins are shared by a pair of channels that are accompanied by one dedicated output clock.

#### DDR LVDS Outputs

In the LVDS interface mode, the data bits and clock are output using LVDS levels. The data bits of two channels are multiplexed and output on each LVDS differential pair of pins; see Figure 61 and Figure 62.



ZHCSA63B-AUGUST 2012-REVISED NOVEMBER 2012





# ZHCSA63B-AUGUST 2012-REVISED NOVEMBER 2012

#### LVDS Output Data and Clock Buffers

The equivalent circuit of each LVDS output buffer is shown in Figure 63. After reset, the buffer presents an output impedance of 100  $\Omega$  to match with the external 100- $\Omega$  termination.

The  $V_{DIFF}$  voltage is nominally 350 mV, resulting in an output swing of ±350 mV with 100- $\Omega$  external termination. The  $V_{DIFF}$  voltage is programmable using the LVDS SWING register bits (refer to Table 4, register address 01h). The buffer output impedance behaves similar to a source-side series termination. By absorbing reflections from the receiver end, the source-side termination helps to improve signal integrity.




Figure 63. LVDS Buffer Equivalent Circuit

#### **Output Data Format**

The ADS58H40 transmits data in binary twos complement format. In the event of an input voltage overdrive, the digital outputs go to the appropriate full-scale level. For a positive overdrive, the output code is 3FFh. For a negative input overdrive, the output code is 400h.

#### **BOARD DESIGN CONSIDERATIONS**

For evaluation module (EVM) board information, refer to the ADS58H40 EVM User's Guide (SLAU455).

#### Grounding

A single ground plane is sufficient to provide good performance, as long as the analog, digital, and clock sections of the board are cleanly partitioned. See the *ADS58H40 EVM User's Guide* (SLAU455) for details on layout and grounding.



ZHCSA63B-AUGUST 2012-REVISED NOVEMBER 2012

#### www.ti.com.cn

#### **DEFINITION OF SPECIFICATIONS**

**Analog Bandwidth** – The analog input frequency at which the power of the fundamental is reduced by 3 dB with respect to the low-frequency value.

**Aperture Delay** – The delay in time between the rising edge of the input sampling clock and the actual time at which the sampling occurs. This delay is different across channels. The maximum variation is specified as aperture delay variation (channel-to-channel).

Aperture Uncertainty (Jitter) - The sample-to-sample variation in aperture delay.

**Clock Pulse Width and Duty Cycle** – The duty cycle of a clock signal is the ratio of the time the clock signal remains at a logic high (clock pulse width) to the period of the clock signal. Duty cycle is typically expressed as a percentage. A perfect differential sine-wave clock results in a 50% duty cycle.

**Maximum Conversion Rate** – The maximum sampling rate at which specified operation is given. All parametric testing is performed at this sampling rate unless otherwise noted.

Minimum Conversion Rate – The minimum sampling rate at which the ADC functions.

**Differential Nonlinearity (DNL)** – An ideal ADC exhibits code transitions at analog input values spaced exactly 1 LSB apart. DNL is the deviation of any single step from this ideal value, measured in units of LSBs.

**Integral Nonlinearity (INL)** – INL is the deviation of the ADC transfer function from a best-fit line determined by a least-squares curve fit of that transfer function, measured in units of LSBs.

**Gain Error** – Gain error is the deviation of the ADC actual input full-scale range from the ideal value. Gain error is given as a percentage of the ideal input full-scale range. Gain error has two components: error as a result of reference inaccuracy and error as a result of the channel. Both errors are specified independently as  $E_{GREF}$  and  $E_{GCHAN}$ .

To a first-order approximation, the total gain error is  $E_{TOTAL} \sim E_{GREF} + E_{GCHAN}$ .

For example, if  $E_{TOTAL} = \pm 0.5\%$ , the full-scale input varies from  $(1 - 0.5 / 100) \times f_{S \text{ ideal}}$  to  $(1 + 0.5 / 100) \times f_{S \text{ ideal}}$ .

**Offset Error** – Offset error is the difference, given in number of LSBs, between the ADC actual average idle channel output code and the ideal average idle channel output code. This quantity is often mapped into millivolts.

**Temperature Drift** – The temperature drift coefficient (with respect to gain error and offset error) specifies the change per degree Celsius of the parameter from  $T_{MIN}$  to  $T_{MAX}$ . The coefficient is calculated by dividing the maximum deviation of the parameter across the  $T_{MIN}$  to  $T_{MAX}$  range by the difference  $T_{MAX} - T_{MIN}$ .

**Signal-to-Noise Ratio** – SNR is the ratio of the power of the fundamental ( $P_S$ ) to the noise floor power ( $P_N$ ), excluding the power at dc and the first nine harmonics.

SNR = 10Log<sup>10</sup> 
$$\frac{P_s}{P_N}$$

(5)

SNR is either given in units of dBc (dB to carrier) when the absolute power of the fundamental is used as the reference, or dBFS (dB to full-scale) when the power of the fundamental is extrapolated to the converter full-scale range.

**Signal-to-Noise and Distortion (SINAD)** – SINAD is the ratio of the power of the fundamental ( $P_S$ ) to the power of all the other spectral components including noise ( $P_N$ ) and distortion ( $P_D$ ), but excluding dc.

SINAD = 10Log<sup>10</sup> 
$$\frac{P_S}{P_N + P_D}$$
 (6)

SINAD is either given in units of dBc (dB to carrier) when the absolute power of the fundamental is used as the reference, or dBFS (dB to full-scale) when the power of the fundamental is extrapolated to the converter full-scale range.



### **REVISION HISTORY**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	hanges from Revision A (August 2012) to Revision B P	age	•
•	Changed footnote 8 in Timing Requirements table	7	,



#### **PACKAGING INFORMATION**

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
ADS58H40IZCR	Active	Production	NFBGA (ZCR)   144	184   JEDEC	Yes	SNAGCU	Level-3-260C-168 HR	-40 to 85	ADS58H40I
				TRAY (10+1)					
ADS58H40IZCR.A	Active	Production	NFBGA (ZCR)   144	184   JEDEC	Yes	SNAGCU	Level-3-260C-168 HR	-40 to 85	ADS58H40I
			- ( - )	TRAY (10+1)					
ADS58H40IZCRR	Active	Production	NFBGA (ZCR)   144	1000   LARGE T&R	Yes	SNAGCU	Level-3-260C-168 HR	-40 to 85	ADS58H40I
ADS58H40IZCRR.A	Active	Production	NFBGA (ZCR)   144	1000   LARGE T&R	Yes	SNAGCU	Level-3-260C-168 HR	-40 to 85	ADS58H40I

<sup>(1)</sup> **Status:** For more details on status, see our product life cycle.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal	

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ADS58H40IZCRR	NFBGA	ZCR	144	1000	330.0	24.4	10.25	10.25	2.25	16.0	24.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

23-May-2025



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ADS58H40IZCRR	NFBGA	ZCR	144	1000	350.0	350.0	43.0


### TEXAS INSTRUMENTS

www.ti.com

### TRAY



23-May-2025



Chamfer on Tray corner indicates Pin 1 orientation of packed units.


*All dimensions are nominal													
	Device	Package Name	Package Type	Pins	SPQ	Unit array matrix	Max temperature (°C)	L (mm)	W (mm)	K0 (µm)	P1 (mm)	CL (mm)	CW (mm)
Γ	ADS58H40IZCR	ZCR	NFBGA	144	184	8 x 23	150	315	135.9	7620	13.4	10.1	19.65
	ADS58H40IZCR.A	ZCR	NFBGA	144	184	8 x 23	150	315	135.9	7620	13.4	10.1	19.65

# **ZCR 144**

# 10 x 10 mm, 0.8 mm pitch

# **GENERIC PACKAGE VIEW**

# NFBGA - 1.5 mm max height PLASTIC BALL GRID ARRAY



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.




# **ZCR0144A**

# PACKAGE OUTLINE

# NFBGA - 1.5 mm max height

PLASTIC BALL GRID ARRAY



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.




# ZCR0144A

# **EXAMPLE BOARD LAYOUT**

### NFBGA - 1.5 mm max height

PLASTIC BALL GRID ARRAY



NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. Refer to Texas Instruments Literature number SPRAA99 (www.ti.com/lit/spraa9).




# **ZCR0144A**

# **EXAMPLE STENCIL DESIGN**

## NFBGA - 1.5 mm max height

PLASTIC BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



#### 重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源, 不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担 保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。 严禁以其他方式对这些资源进行 复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索 赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 版权所有 © 2025,德州仪器 (TI) 公司