

# ADS5525

SLWS191B-JULY 2006-REVISED MAY 2007

# 12-BIT, 170 MSPS ADC WITH DDR LVDS/CMOS OUTPUTS

# FEATURES

- Maximum Sample Rate: 170 MSPS
- 12-Bit Resolution
- No Missing Codes
- Total Power Dissipation 1.1 W
- Internal Sample and Hold
- 70.5-dBFS SNR at 70-MHz IF
- 84-dBc SFDR at 70-MHz IF
- 11 bits ENOB Minimum at 70-MHz IF
- Double Data Rate (DDR) LVDS and Parallel CMOS Output Options
- Programmable Gain up to 6 dB for SNR/SFDR Trade-Off at High IF
- Reduced Power Modes at Lower Sample Rates
- Supports input clock amplitude down to 400 mV<sub>PP</sub>
- Clock Duty Cycle Stabilizer
- No External Reference Decoupling Required
- Internal and External Reference Support
- Programmable Output Clock position to ease data capture
- 3.3-V Analog and Digital Supply
- 48-QFN Package (7 mm × 7 mm)

# APPLICATIONS

- Wireless Communications Infrastructure
- Software Defined Radio
- Power Amplifier Linearization
- 802.16d/e
- Test and Measurement Instrumentation
- High Definition Video
- Medical Imaging
- Radar Systems

# DESCRIPTION

ADS5525 is a high performance 12-bit, 170-MSPS A/D converter. It offers state-of-the art functionality and performance using advanced techniques to minimize board space. Using an internal sample and hold and low jitter clock buffer, the ADC supports both high SNR and high SFDR at high input frequencies. It features programmable gain options that can be used to improve SFDR performance at lower full-scale analog input ranges.

In a compact 48-pin QFN, the device offers fully differential LVDS DDR (Double Data Rate) interface while parallel CMOS outputs can also be selected. Flexible output clock position programmability is available to ease capture and trade-off setup for hold times. At lower sampling rates, the ADC can be operated at scaled down power with no loss in performance. ADS5525 includes an internal reference, while eliminating the traditional reference pins and associated external decoupling. The device also supports an external reference mode.

The device is specified over the industrial temperature range (-40°C to 85°C).



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

# ADS5525




#### SLWS191B-JULY 2006-REVISED MAY 2007



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.



#### PACKAGE/ORDERING INFORMATION<sup>(1)</sup>

PRODUCT	PACKAGE- LEAD	PACKAGE DESIGNATOR	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER	TRANSPORT MEDIA, QUANTITY
	QFN-48 <sup>(2)</sup>	DC7	–40°C to 85°C	A 76606	ADS5525IRGZT	Tape and Reel, 250
ADS5525	QFN-48(2)	RGZ		AZ5525	ADS5525IRGZR	Tape and Reel, 2500

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

(2) For thermal pad size on the package, see the mechanical drawings at the end of this data sheet. θ<sub>JA</sub> = 25.41°C/W (0 LFM air flow), θ<sub>JC</sub> = 16.5°C/W when used with 2 oz. copper trace and pad soldered directly to a JEDEC standard four layer 3 in x 3 in (7.62 cm x 7.62 cm) PCB.

# ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

		VALUE	UNIT
	Supply voltage range, AVDD	-0.3 V to 3.9	V
	Supply voltage range, DRVDD	-0.3 V to 3.9	V
	Voltage between AGND and DRGND	-0.3 to 0.3	V
	Voltage between AVDD to DRVDD	-0.3 to 3.3	V
	Voltage applied to VCM pin (in external reference mode)	-0.3 to 1.8	V
	Voltage applied to analog input pins, INP and INM	-0.3 V to minimum (3.6, AVDD + 0.3 V)	V
	Voltage applied to input clock pins, CLKP and CLKM	-0.3 V to AVDD + 0.3 V	V
Γ <sub>A</sub>	Operating free-air temperature range	-40 to 85	°C
Гj	Operating junction temperature range	125	°C
T <sub>stg</sub>	Storage temperature range	-65 to 150	°C

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

## **RECOMMENDED OPERATING CONDITIONS**

over operating free-air temperature range (unless otherwise noted)

			MIN	TYP	MAX	UNIT
SUP	PLIES					
	Analog supply voltage, AVDD		3	3.3	3.6	V
	Digital supply voltage, DRVDD		3	3.3	3.6	V
ANA	LOG INPUTS					
	Differential input voltage range			2		V <sub>PP</sub>
	Input common-mode voltage			1.5 ±0.1		V
	Voltage applied on VCM in external r	eference mode	1.45	1.5	1.55	V
CLO	CK INPUT					
	Input clock sample rate (1)					
		DEFAULT SPEED mode	50		170	MSPS
		LOW SPEED mode	1		60	MSP5
	Input clock amplitude differential (V <sub>(C</sub>	<sub>LKP)</sub> - V <sub>(CLKM)</sub> )				
		Sine wave, ac-coupled	0.4	1.5		V <sub>PP</sub>
		LVPECL, ac-coupled		1.6		V <sub>PP</sub>
		LVDS, ac-coupled		0.7		V <sub>PP</sub>
		LVCMOS, single-ended, ac-coupled		3.3		V
	Input clock duty cycle (See Figure 33	)	35%	50%	65%	
DIGI	TAL OUTPUTS					
CL	Maximum external load capacitance	from each output pin to DRGND				
		CMOS mode		5		
		LVDS mode, without internal termination (default after reset)		5		pF
		LVDS mode, with 100 $\Omega$ internal termination $^{(2)}$		10		
R <sub>L</sub>	Differential load resistance between t	he LVDS output pairs (LVDS mode)		100		Ω
	Operating free-air temperature		-40		85	°C

(1) See section on Low Sampling Frequency Operation for more information

(2) See section on LVDS Buffer Internal Termination for more information

### **ELECTRICAL CHARACTERISTICS**

Typical values are at 25°C, min and max values are across the full temperature range  $T_{MIN} = -40^{\circ}C$  to  $T_{MAX} = 85^{\circ}C$ , AVDD = DRVDD = 3.3 V, sampling rate = 170 MSPS, sine wave input clock, 1.5 V<sub>PP</sub> differential clock amplitude, 50% clock duty cycle, -1 dBFS differential analog input, internal reference mode, db gain, DDR LVDS data output (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
RESOLU	TION			12		bits
ANALOG	S INPUT	-	1		1	
	Differential input voltage range			2		V <sub>PP</sub>
	Differential input capacitance			7		pF
	Analog input bandwidth	–3 dB, source impedance 50 $\Omega$		500		MHz
	Analog input common mode current (per input pin)			280		μΑ
REFERE	NCE VOLTAGES					
V <sub>(REFB)</sub>	Internal reference bottom voltage	Internal reference mode		0.5		V
V <sub>(REFT)</sub>	Internal reference top voltage	Internal reference mode		2.5		V
$\Delta V_{(REF)}$	Internal reference error	V <sub>(REFT)</sub> - V <sub>(REFB)</sub>	-60	±25	60	mV
V <sub>CM</sub>	Common mode output voltage	Internal reference mode		1.5		V
	VCM output current capability	Internal reference mode		±4		mA
DC ACCI	URACY					
	No Missing Codes			Assured		
DNL	Differential non-linearity		-0.6	0.5	0.6	LSB
INL	Integral non-linearity		-1.6	± 1	1.6	LSB
	Offset error		-10	5	10	mV
	Offset temperature coefficient			0.002		ppm/°C
	Gain error due to internal reference error alone	(ΔV <sub>(REF)</sub> / 2.0V) %	-3	±1	3	%FS
	Gain error excluding internal reference error <sup>(1)</sup>		-2	±1	2	%FS
	Gain temperature coefficient			0.01		∆%/°C
PSRR	DC Power supply rejection ratio			0.6		mV/V
POWER	SUPPLY					
I <sub>(AVDD)</sub>	Analog supply current			281		mA
I <sub>(DRVDD)</sub>	Digital supply current	LVDS mode, $I_O = 3.5$ mA, R <sub>L</sub> = 100 $\Omega$ , C <sub>L</sub> = 5 pF		51		mA
I <sub>CC</sub>	Total supply current	LVDS mode		332		mA
	Total power dissipation	LVDS mode		1.1	1.275	W
	Standby power	In STANDBY mode with input clock stopped		100	150	mW
	Clock stop power	With input clock stopped		100	150	mW

(1) Gain error is specified from design and characterization; it is not tested in production.

# ELECTRICAL CHARACTERISTICS

Typical values are at 25°C, min and max values are across the full temperature range  $T_{MIN} = -40^{\circ}C$  to  $T_{MAX} = 85^{\circ}C$ , AVDD = DRVDD = 3.3 V, sampling rate = 170 MSPS, sine wave input clock, 1.5 V<sub>PP</sub> differential clock amplitude, 50% clock duty cycle, -1 dBFS differential analog input, internal reference mode, db gain, DDR LVDS data output (unless otherwise noted)

	PARAMETER	TE	ST CONDITIONS	MIN	TYP	MAX	UNIT
AC CHA	ARACTERISTICS			<u>,</u>			
		F <sub>IN</sub> = 10 MHz			71.2		
		F <sub>IN</sub> = 40 MHz			71		
		F <sub>IN</sub> = 70 MHz		68.5	70.5		
		F <sub>IN</sub> = 100 MHz			70.3		
SNR	Signal to noise ratio	F <sub>IN</sub> = 150 MHz			69.9		dBFS
			0 dB gain, 2 V <sub>PP</sub> FS <sup>(1)</sup>		69.1		
		F <sub>IN</sub> = 225 MHz	3 dB gain, 1.4 V <sub>PP</sub> FS		67.9		
		F <sub>IN</sub> = 300 MHz	0 dB gain, 2 V <sub>PP</sub> FS		68.3		
		$P_{\rm IN} = 300 \rm MHz$	3 dB gain, 1.4 V <sub>PP</sub> FS		67.3		
	RMS output noise	Inputs tied to con	nmon-mode		0.39		LSB
		$F_{IN} = 10 \text{ MHz}$			87		
		$F_{IN} = 40 \text{ MHz}$			85		
		$F_{IN} = 70 \text{ MHz}$		75	84		
		$F_{IN} = 100 \text{ MHz}$	F <sub>IN</sub> = 100 MHz		82		
SFDR	Spurious free dynamic range	F <sub>IN</sub> = 150 MHz			80		dBc
		F <sub>IN</sub> = 225 MHz	0 dB gain, 2 V <sub>PP</sub> FS		74		
			3 dB gain, 1.4 V <sub>PP</sub> FS		77		
		F <sub>IN</sub> = 300 MHz	0 dB gain, 2 V <sub>PP</sub> FS		70		
		3 dB gain, 1.4 V <sub>PP</sub> FS			72		
		$F_{IN} = 10 \text{ MHz}$ $F_{IN} = 40 \text{ MHz}$			71		
					70.6		
		F <sub>IN</sub> = 70 MHz	F <sub>IN</sub> = 70 MHz		69.8		
		$F_{IN} = 100 \text{ MHz}$			69.6		
SINAD	Signal to noise and distortion ratio	F <sub>IN</sub> = 150 MHz			69.2		dBFS
		F <sub>IN</sub> = 225 MHz	0 dB gain, 2 V <sub>PP</sub> FS		67.6		
		1 IN - 223 WHZ	3 dB gain, 1.4 V <sub>PP</sub> FS		66.4		
		F <sub>IN</sub> = 300 MHz	0 dB gain, 2 V <sub>PP</sub> FS		66		
		1 IN = 300 IN 12	3 dB gain, 1.4 V <sub>PP</sub> FS		65		
		F <sub>IN</sub> = 10 MHz			92		
		$F_{IN} = 40 \text{ MHz}$			91		
		F <sub>IN</sub> = 70 MHz		75	90		
		$F_{IN} = 100 \text{ MHz}$	F <sub>IN</sub> = 100 MHz		89		
HD2	Second harmonic	$F_{IN} = 150 \text{ MHz}$	1		87		dBc
		F <sub>IN</sub> = 225 MHz	0 dB gain, 2 V <sub>PP</sub> FS		76		-
		$I_{\rm IN} = 223$ WHZ	3 dB gain, 1.4 V <sub>PP</sub> FS		79		
		E 300 MHz	0 dB gain, 2 V <sub>PP</sub> FS		73		
		1  IN = 300  IVIT IZ	$F_{IN} = 300 \text{ MHz}$ 3 dB gain, 1.4 V <sub>PP</sub> FS		76		

(1) FS = Full scale range

## **ELECTRICAL CHARACTERISTICS (continued)**

Typical values are at 25°C, min and max values are across the full temperature range  $T_{MIN} = -40$ °C to  $T_{MAX} = 85$ °C, AVDD = DRVDD = 3.3 V, sampling rate = 170 MSPS, sine wave input clock, 1.5 V<sub>PP</sub> differential clock amplitude, 50% clock duty cycle, -1 dBFS differential analog input, internal reference mode, db gain, DDR LVDS data output (unless otherwise noted)

	PARAMETER	TE	ST CONDITIONS	MIN	TYP	MAX	UNIT
		F <sub>IN</sub> = 10 MHz			87		
		$F_{IN} = 40 \text{ MHz}$	F <sub>IN</sub> = 40 MHz		84		
		F <sub>IN</sub> = 70 MHz		75	82		
		F <sub>IN</sub> = 100 MHz			82		
HD3	Third harmonic	F <sub>IN</sub> = 150 MHz			80		dBc
		E 005 MU	0 dB gain, 2 V <sub>PP</sub> FS		74		
		F <sub>IN</sub> = 225 MHz	3 dB gain, 1.4 V <sub>PP</sub> FS		77		
		E 200 MU	0 dB gain, 2 V <sub>PP</sub> FS		70		
		F <sub>IN</sub> = 300 MHz	3 dB gain, 1.4 V <sub>PP</sub> FS		72		
		F <sub>IN</sub> = 10 MHz			92		
		$F_{IN} = 40 \text{ MHz}$			92		
		F <sub>IN</sub> = 70 MHz			91		
Norst h	armonic (other than HD2, HD3)	F <sub>IN</sub> = 100 MHz			90		dBc
		F <sub>IN</sub> = 150 MHz			90		
		F <sub>IN</sub> = 225 MHz			88		
		F <sub>IN</sub> = 300 MHz			86		
		F <sub>IN</sub> = 10 MHz			85		
		$F_{IN} = 40 \text{ MHz}$		82			
		F <sub>IN</sub> = 70 MHz			79		
THD	Total harmonic distortion	F <sub>IN</sub> = 100 MHz			79		dBc
		F <sub>IN</sub> = 150 MHz					
		F <sub>IN</sub> = 225 MHz			72		
		F <sub>IN</sub> = 300 MHz	F <sub>IN</sub> = 300 MHz				
ENOB	Effective number of bits	F <sub>IN</sub> = 10 MHz			11.5		bits
ENUD		F <sub>IN</sub> = 70 MHz		11.0	11.3		DIIS
		F <sub>IN1</sub> = 49.99 MHz each tone	$F_{IN1} = 49.99 \text{ MHz}, F_{IN2} = 46.09 \text{ MHz}, -7 \text{ dBFS}$ each tone		95		
MD	Two-tone intermodulation distortion	F <sub>IN1</sub> = 134.99 MH each tone	$F_{IN1}$ = 134.99 MHz, $F_{IN2}$ = 130.09 MHz, -7 dBFS each tone				dBFS
PSRR	AC power supply rejection ratio	30 MHz, 200 mV	<sub>PP</sub> signal on 3.3-V supply		35		dBc
	Voltage overload recovery time		(of final value) for 6-dB overload put at Nyquist frequency		1		Clock cycles

## DIGITAL CHARACTERISTICS<sup>(1)</sup>

The DC specifications refer to the condition where the digital outputs are not switching, but are permanently at a valid logic level 0 or 1 AVDD = DRVDD = 3.3 V,  $I_0 = 3.5 \text{ mA}$ ,  $R_L = 100 \Omega^{(2)}$ 

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DIGITAL INPUTS		r			
High-level input voltage		2.4			V
Low-level input voltage				0.8	V
High-level input current			33		μA
Low-level input current			-33		μA
Input capacitance			4		pF
DIGITAL OUTPUTS – CMOS MODE					
High-level output voltage			3.3		V
Low-level output voltage			0		V
Output capacitance	Output capacitance inside the device, from each output to ground		2		pF
DIGITAL OUTPUTS – LVDS MODE					
High-level output voltage			1375		mV
Low-level output voltage			1025		mV
Output differential voltage,  V <sub>OD</sub>		225	350		mV
V <sub>OS</sub> Output offset voltage, single-ended	Common-mode voltage of OUTP and OUTM		1200		mV
Output capacitance	Output capacitance inside the device, from either output to ground		2		pF

(1) All LVDS and CMOS specifications are characterized, but not tested at production.

(2) Io refers to the LVDS buffer current setting, R<sub>L</sub> is the differential load resistance between the LVDS output pair.

## TIMING CHARACTERISTICS – LVDS AND CMOS MODES<sup>(1)</sup>

Typical values are at 25°C, min and max values are across the full temperature range  $T_{MIN} = -40$ °C to  $T_{MAX} = 85$ °C, AVDD = DRVDD = 3.3 V, sampling frequency = 170 MSPS, sine wave input clock, 1.5 V<sub>PP</sub> clock amplitude, C<sub>L</sub> = 5 pF<sup>(2)</sup>, I<sub>O</sub> = 3.5 mA, R<sub>I</sub> = 100  $\Omega^{(3)}$ , no internal termination, unless otherwise noted.

For timings at lower sampling frequencies, see the *Output Timing* section in the APPLICATION INFORMATION of this data sheet.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>a</sub>	Aperture delay			1.2		ns
tj	Aperture jitter			150		fs rms
	Wake up time	Time to valid data after coming out of STANDBY mode			100	
	Wake-up time	Time to valid data after stopping and restarting the input clock		100	μs	
	Latency			14		clock cycles

(1) Timing parameters are specified by design and characterization and not tested in production.

(2) C<sub>L</sub> is the effective external single-ended load capacitance between each output pin and ground.

(3) I<sub>O</sub> refers to the LVDS buffer current setting; R<sub>L</sub> is the differential load resistance between the LVDS output pair.

## TIMING CHARACTERISTICS – LVDS AND CMOS MODES (continued)

For timings at lower sampling frequencies, see the Output Timing section in the APPLICATION INFORMATION of this data sheet.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DDR LVDS	S MODE <sup>(4)</sup>					
t <sub>su</sub>	Data setup time <sup>(5)</sup>	Data valid <sup>(6)</sup> to zero-cross of CLKOUTP	1.3	1.8		ns
t <sub>h</sub>	Data hold time <sup>(5)</sup>	Zero-cross of CLKOUTP to data becoming invalid <sup>(6)</sup>	0.5	1.0		ns
t <sub>PDI</sub>	Clock propagation delay	Input clock rising edge zero-cross to output clock rising edge zero-cross	3.9	4.6	5.3	ns
	LVDS bit clock duty cycle	Duty cycle of differential clock, (CLKOUTP-CLKOUTM) $80 \le Fs \le 170 \text{ MSPS}$		50%		
t <sub>r</sub> , t <sub>f</sub>	Data rise time, Data fall time	Rise time measured from $-50 \text{ mV}$ to $50 \text{ mV}$ Fall time measured from $50 \text{ mV}$ to $-50 \text{ mV}$ $1 \le Fs \le 170 \text{ MSPS}$	50	100	200	ps
t <sub>CLKRISE</sub> , t <sub>CLKFALL</sub>	Output clock rise time, Output clock fall time	Rise time measured from $-50$ mV to $50$ mV Fall time measured from $50$ mV to $-50$ mV $1 \le Fs \le 170$ MSPS	50	100	200	ps
t <sub>OE</sub>	Output enable (OE) to valid data delay	Time to valid data after OE becomes active			1	μs
PARALLE	L CMOS MODE					
t <sub>su</sub>	Data setup time (5)	Data valid <sup>(7)</sup> to 50% of CLKOUT rising edge	2.5	3.3		ns
t <sub>h</sub>	Data hold time <sup>(5)</sup>	50% of CLKOUT rising edge to data becoming invalid <sup>(7)</sup>	0.8	1.2		ns
t <sub>PDI</sub>	Clock propagation delay	Input clock rising edge zero-cross to 50% of CLKOUT rising edge	1.9	2.7	3.5	ns
	Output clock duty cycle	Duty cycle of output clock (CLKOUT) $80 \le Fs \le 170 \text{ MSPS}$		45%		
t <sub>r</sub> , t <sub>f</sub>	Data rise time, Data fall time	Rise time measured from 20% to 80% of DRVDD Fall time measured from 80% to 20% of DRVDD $1 \le Fs \le 170 \text{ MSPS}$	0.8	1.5	2	ns
t <sub>CLKRISE</sub> , t <sub>CLKFALL</sub>	Output clock rise time, Output clock fall time	Rise time measured from 20% to 80% of DRVDDFall time measured from 80% to 20% of DRVDD1 $\leq$ Fs $\leq$ 170 MSPS	0.4	0.8	1.2	ns
t <sub>OE</sub>	Output enable (OE) to valid data delay	Time to valid data after OE becomes active			50	ns

(4) Measurements are done with a transmission line of 100  $\Omega$  characteristic impedance between the device and the load.

(5) Setup and hold time specifications take into account the effect of jitter on the output data and clock. These specifications also assume that the data and clock paths are perfectly matched within the receiver. Any mismatch in these paths within the receiver would appear as reduced timing margin.

(6) Data valid refers to logic high of +50 mV and logic low of -50 mV.
(7) Data valid refers to logic high of 2 V and logic low of 0.8 V






Figure 1. Latency



<sup>(1)</sup>Dn – Bits D0, D2, D4, D6, D8, D10 <sup>(2)</sup>Dn+1 – Bits D1, D3, D5, D7, D9, D11

#### Figure 2. LVDS Mode Timing



<sup>(1)</sup>Dn – Bits D0–D11

Figure 3. CMOS Mode Timing

## **DEVICE CONFIGURATION**

ADS5525 offers flexibility with several programmable features that are easily configured.

The device can be configured independently using either a parallel interface control or a serial interface programming.

In addition, the device supports a third configuration mode, where both the parallel interface and the serial control registers are used. In this mode, the priority between the parallel and serial interfaces is determined by a priority table (Table 2). If this additional level of flexibility is not required, the user can select either the serial interface programming or the parallel interface control.

## PARALLEL CONFIGURATION ONLY

To place the device in parallel configuration mode, keep RESET tied to **high** (DRVDD). Pins DFS, MODE, SEN, SCLK and SDATA are used to directly control certain modes of the ADC. The device is configured by connecting the parallel pins to the correct voltage levels (as described in Table 3 to Table 7). The voltage levels can be derived by using a resistor string as illustrated in Figure 4. There is no need to apply reset.

In this mode, SEN, SCLK and SDATA function as parallel interface control pins. Frequently used functions are controlled in this mode—standby, selection between LVDS/CMOS output format, internal/external reference, two's complement/straight binary output format, and position of the output clock edge.

Table 1 has a description of the modes controlled by the four parallel pins.

# PIN CONTROL MODES DFS DATA FORMAT and the LVDS/CMOS output interface MODE Internal or external reference SEN CLKOUT edge programmability SCLK LOW SPEED mode control for low sampling frequencies (< 50 MSPS)</td> SDATA STANDBY mode – Global (ADC, internal references and output buffers are powered down)

#### Table 1. Parallel Pin Definition

## SERIAL INTERFACE CONFIGURATION ONLY

To exercise this mode, the serial registers must first be reset to their default values, and the RESET pin must be kept **low**. In this mode, SEN, SDATA, and SCLK function as serial interface pins and are used to access the internal registers of ADC. The registers are reset either by applying a pulse on the RESET pin, or by a **high** setting on the <RST> bit (D1 in register 0x6C). The *serial interface section* describes the register programming and register reset in more detail.

Since the parallel pins DFS and MODE are not used in this mode, they must be tied to ground.

## CONFIGURATION USING BOTH THE SERIAL INTERFACE AND PARALLEL CONTROLS

For increased flexibility, an additional configuration mode is supported. A combination of serial interface registers and parallel pin controls (DFS, MODE) are used to configure the device.

To exercise this mode, the serial registers must first be reset to their default values, and the RESET pin must be kept **low**. In this mode, SEN, SDATA, and SCLK function as serial interface pins and are used to access the internal registers of ADC. The registers are reset either by applying a pulse on RESET pin or by a **high** setting on the <RST> bit (D1 in register 0x6C). The *serial interface section* describes the register programming and register reset in more detail.

The parallel interface control pins DFS and MODE are used, and their function is determined by the appropriate voltage levels as described in Table 6 and Table 7. The voltage levels can be derived by using a resistor string as illustrated in Figure 4. Since some functions are controlled using both the parallel pins and serial registers, the priority between the two is determined by a priority table (Table 2).



	Table 2. Priority Between Parallel Pins and Serial Registers					
PIN	PIN FUNCTIONS SUPPORTED PRIORITY					
MODE	Internal/External reference	When using the serial interface, bit <ref> (register 0x6D, bit D4) controls this mode, ONLY if the MODE pin is tied low.</ref>				
DFS	DATA FORMAT	When using the serial interface, bit <df> (register 0x63, bit D3) controls this mode, ONLY if the DFS pin is tied low.</df>				
DFS	LVDS/CMOS	When using the serial interface, bit <odi> (register 0x6C, bits D3-D4) controls LVDS/CMOS selection independent of the state of DFS pin</odi>				




Figure 4. Simple Scheme to Configure Parallel Pins

#### DESCRIPTION OF PARALLEL PINS

#### Table 3. SCLK Control Pin

SCLK (Pin 29)	DESCRIPTION
0	DEFAULT SPEED - Must be used for sampling frequency > 50 MSPS
DRVDD	LOW SPEED - Must be used for sampling frequency <= 50 MSPS

#### Table 4. SDATA Control Pin

SDATA (Pin 28)	DESCRIPTION				
0	Normal operation (Default)				
DRVDD	STANDBY. This is a global power down, where ADC, internal references and the output buffers are powered down.				

#### Table 5. SEN Control Pin

SEN (Pin 27)	DESCRIPTION
0	CMOS mode: CLKOUT edge later by (3/12)Ts <sup>(1)</sup> ; LVDS mode: CLKOUT edge aligned with data transition
(1/3)DRVDD	CMOS mode: CLKOUT edge later by (2/12)Ts <sup>(1)</sup> ; LVDS mode: CLKOUT edge aligned with data transition
(2/3)DRVDD	CMOS mode: CLKOUT edge later by (1/12)Ts <sup>(1)</sup> ; LVDS mode: CLKOUT edge earlier by (1/12)Ts <sup>(1)</sup>
DRVDD	Default CLKOUT position

(1) Ts = 1/Sampling Frequency

#### Table 6. DFS Control Pin

DFS (Pin 6)	DESCRIPTION
0	2's complement data and DDR LVDS output (Default)
(1/3)DRVDD	2's complement data and parallel CMOS output
(2/3)DRVDD	Offset binary data and parallel CMOS output
DRVDD	Offset binary data and DDR LVDS output

#### Table 7. MODE Control Pin

MODE (Pin 23)	DESCRIPTION
0	Internal reference
(1/3)AVDD	External reference
(2/3)AVDD	External reference
AVDD	Internal reference

#### SERIAL INTERFACE

The ADC has a set of internal registers, which can be accessed through the serial interface formed by pins SEN (Serial interface Enable), SCLK (Serial Interface Clock), SDATA (Serial Interface Data) and RESET. After device power-up, the internal registers must be reset to their default values by applying a high-going pulse on RESET (of width greater than 10 ns).

Serial shift of bits into the device is enabled when SEN is low. Serial data SDATA is latched at every falling edge of SCLK when SEN is active (low). The serial data is loaded into the register at every 16th SCLK falling edge when SEN is low. If the word length exceeds a multiple of 16 bits, the excess bits are ignored. Data is loaded in multiples of 16-bit words within a single active SEN pulse.

The first 8 bits form the register address and the remaining 8 bits form the register data. The interface can work with SCLK frequency from 20 MHz down to very low speeds (few Hertz) and with non-50% SCLK duty cycle.




## **REGISTER INITIALIZATION**

After power-up, the internal registers *must* be reset to their default values. This is done in one of two ways:

1. Either through hardware reset by applying a high-going pulse on RESET pin (of width greater than 10 ns) as shown in Figure 5.

OR

2. By applying software reset. Using the serial interface, set the <RST> bit (D1 in register 0x6C) to **high**. This initializes the internal registers to their default values and then self-resets the <RST> bit to **low**. In this case the RESET pin is kept **low**.





## SERIAL INTERFACE TIMING CHARACTERISTICS


Typical values at 25°C, min and max values across the full temperature range  $T_{MIN} = -40^{\circ}C$  to  $T_{MAX} = 85^{\circ}C$ , AVDD = DRVDD = 3.3 V (unless otherwise noted)

		MIN	TYP	MAX	UNIT
f <sub>SCLK</sub>	SCLK frequency	> DC		20	MHz
t <sub>SLOADS</sub>	SEN to SCLK setup time		25		ns
t <sub>SLOADH</sub>	SCLK to SEN hold time		25		ns
t <sub>DSU</sub>	SDATA setup time		25		ns
t <sub>DH</sub>	SDATA hold time		25		ns

# **RESET TIMING**

Typical values at 25°C, min and max values across the full temperature range  $T_{MIN} = -40$ °C to  $T_{MAX} = 85$ °C, AVDD = DRVDD = 3.3 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>1</sub>	Power-on delay	Delay from power-up of AVDD and DRVDD to RESET pulse active	5			ms
t <sub>2</sub>	Reset pulse width	Pulse width of active RESET signal	10			ns
t <sub>3</sub>	Register write delay	Delay from RESET disable to SEN active	25			ns
t <sub>PO</sub>	Power-up time	Delay from power-up of AVDD and DRVDD to output stable		6.5		ms



NOTE: A high-going pulse on RESET pin is required in serial interface mode in case of initialization through hardware reset. For parallel interface operation, RESET has to be tied permanently HIGH.

Figure 6. Reset Timing Diagram

## SERIAL REGISTER MAP

Table 8 gives a summary of all the modes that can be programmed through the serial interface.

REGISTER ADDRESS IN HEX		REGISTER FUNCTIONS								
A7 - A0	D7	D6	D5	D4	D3	D2	D1	D0		
62		<data posn="">     OUTPUT DATA       OUTPUT DATA     <clkout posn="">       POSITION     OUTPUT CLOCK POSITION PROGRAMMAB       PROGRAMMABILITY     OUTPUT CLOCK POSITION PROGRAMMAB</clkout></data>			GRAMMABILITY					
63	<b><stby></stby></b> GLOBAL POWER DOWN			<low speed=""> ENABLE LOW SAMPLING FREQUENCY OPERATION</low>	<df> DATA FORMAT - 2's COMP or STRAIGHT BINARY</df>					
65		TERN> – ALL AMP, CUSTO								
68					<gain> GAIN PR</gain>	OGRAMM	1ING <gain> - 1 de</gain>	to 6 dB		
69			<cus< td=""><td>STOM A&gt; CUSTOM</td><td>PATTERN (D7 TO</td><td>D0)</td><td></td><td></td></cus<>	STOM A> CUSTOM	PATTERN (D7 TO	D0)				
6A				<custom< td=""><td>B&gt; CUSTOM PATT</td><td>ERN (D13</td><td>TO D8)</td><td></td></custom<>	B> CUSTOM PATT	ERN (D13	TO D8)			
6B			<0	CLKIN GAIN> INPU	T CLOCK BUFFER	GAIN PRO	OGRAMMABILITY			
6C					DATA INTERFACE PARALLEL CMOS		<pre><rst> SOFTWARE RESET</rst></pre>			
6D	<scalin< td=""><td colspan="3"><scaling> POWER SCALING</scaling></td><td></td><td></td><td></td><td></td></scalin<>	<scaling> POWER SCALING</scaling>								
7E	<data term=""> INTERNAL TERMINATION – DATA OUTPUTS</data>				.KOUT TERM> INATION – OUTPUT	T CLOCK	<b>LVDS CUR</b> LVDS CURRE PROGRAMMAE	ENT		
7F	LVDS C	DOUBLE> URRENT JBLE								

# Table 8. Summary of Functions Supported by Serial Interface<sup>(1)(2)</sup>

(1) The unused bits in each register (shown by blank cells in above table) must be programmed as '0'.
(2) Multiple functions in a register can be programmed in a single write operation.

# **DESCRIPTION OF SERIAL REGISTERS**

Each register function is explained in detail below.

Table 9. Serial Register A										
A7 - A0 (hex)	D7	D6	D5	D4	D3	D2	D1	D0		
62		OUTPU POSI	POSN> T DATA TION /MABILITY	DATA CLKOUT POSN> ION OUTPUT CLOCK POSITION PROGRAMMABILITY						
D4 - D0	<0	LKOUT POS	SN> Output	t clock pos	ition progra	mmability				
00001		efault CLKOU sition are spe				nings with this able.	s clock			
XX011		<b>IOS</b> – Rising	U U	• • •						
	LV	<b>DS</b> – Rising	edge earlie	r by (1/12) 1	ſs					
XX101	CN	<b>IOS</b> – Rising	edge later	by (3/12) Te	3					
	LV	<b>'DS</b> – Rising	edge aligne	ed with data	transition					
XX111	CN	<b>IOS</b> – Rising	edge later	by (2/12) Te	3					
	LV	<b>'DS</b> – Rising	edge aligne	ed with data	transition					
01XX1	CI	<b>IOS</b> – Rising	edge later	by (1/12) T	6					
	LV	<b>DS</b> – Rising	edge earlie	r by (1/12) 1	ſs					
10XX1	CM	<b>IOS</b> – Rising	edge later	by (3/12) T	5					
	LV	<b>DS</b> – Rising	edge aligne	ed with data	transition					
11XX1	CI	<b>IOS</b> – Rising	edge later	by (2/12) Ts	6					
	LV	<b>DS</b> – Rising	edge aligne	ed with data	transition					
D6 – D5		OATA POSN≿ ogrammabil				a Position				
00	tim	ata Position 1 hings with this aracteristics	s data positi			reset. Setup/ł ming	nold			
01	Da	ata Position 2	- Setup tim	ne increases	by (2/36) Ts	6				
10	Da	ata Position 3	- Setup tim	ne increases	by (5/36) Ts	6				
11	Da	ata Position 4	- Setup tim	e decrease	s by (6/36) T	S				

## Table 9. Serial Register A

# Table 10. Serial Register B

A7 - A0 (hex)	D7	D6	D5	D4	D3	D2	D1	D0
63	<b><stby></stby></b> GLOBAL POWER DOWN			<low speed=""> ENABLE LOW SAMPLING FREQUENCY OPERATION</low>	<b><df></df></b> DATA FORMAT 2's COMP or STRAIGHT BINARY			

D3	<df> Output data format</df>
0	2's complement
1	Straight binary
D4	<low speed=""> Low sampling frequency operation</low>
0	Default SPEED mode for 50 < Fs $\leq$ 190 MSPS
1	Low SPEED mode 1 $\leq$ Fs $\leq$ 50 MSPS
D7	<stby> Global standby</stby>
0	Normal operation
1	Global power down (includes ADC, internal references and output buffers)

# Table 11. Serial Register C

A7 - A0 (hex)	D7	D6	D5	D4	D3	D2	D1	D0
65	<b><test b="" patte<=""> TOGGLE, RA</test></b>							

D7 - D5	<test pattern=""> Outputs selected test pattern on data lines</test>
000	Normal operation
001	All 0s
010	All 1s
011	Toggle pattern – alternate 1s and 0s on each data output and across data outputs
100	Ramp pattern – Output data ramps from 0x0000 to 0x3FFF by one code every clock cycle
101	Custom pattern – Outputs the custom pattern in CUSTOM PATTERN registers A and B
111	Unused

## Table 12. Serial Register D

A7 - A0 (hex)	D7	D6	D5	D4	D3	D2	D1	D0
68					<gain> GAIN PROGRAMMING <gain> - 1 dB to 6 dB</gain></gain>			

D3 - D0	<gain> Gain programmability</gain>
1000	0 dB gain, default after reset
1001	1 dB
1010	2 dB
1011	3 dB
1100	4 dB
1101	5 dB
1110	6 dB

## Table 13. Serial Register E

A7 - A0 (hex)	D7	D6	D5	D4	D3	D2	D1	D0	
69	<custom a=""> CUSTOM PATTERN (D7 TO D0)</custom>								
6A				<custom e<="" th=""><th>B&gt; CUSTOM PATTER</th><th>N (D13 TO E</th><th>08)</th><th></th></custom>	B> CUSTOM PATTER	N (D13 TO E	08)		

Reg 69	D7 – D0	Program bits D7 to D0 of custom pattern
Reg 6A	D5 – D0	Program bits D13 to D8 of custom pattern

## Table 14. Serial Register F

A7 - A0 (hex)	D7	D6	D5	D4	D3	D2	D1	D0		
6B		<clkin gain=""> INPUT CLOCK BUFFER GAIN PROGRAMMABILITY</clkin>								
D5 - D0	<clkin gain=""> Clock buffer gain</clkin>									
110010	Gai	Gain 4, maximum gain								
101010	Gai	Gain 3								
100110	Gai	n 2								

100000 Gain1, default after reset

100011 Gain 0 minimum gain

SLWS191B-JULY 2006-REVISED MAY 2007

## Table 15. Serial Register G

A7 - A0 (hex)	D7	D6	D5	D4	D3	D2	D1	D0
6C				INTERFACE	JTPUT DATA - DDR LVDS OR _EL CMOS		<rst> SOFTWARE RESET</rst>	

D1	<rst> Software resets the ADC</rst>					
1	Resets all registers to default values					
D4 - D3	<odi> Output Interface</odi>					
00	DDR LVDS outputs, default after reset					
01	DDR LVDS outputs					
11	Parallel CMOS outputs					

## Table 16. Serial Register H

A7 - A0	D7	D6	D5	D4	D3	D2	D1	D0
6D	<scaling:< th=""><th>&gt; POWER S</th><th>CALING</th><th><b>REF&gt;</b> INTERNAL or EXTERNAL REFERENCE</th><th></th><th></th><th></th><th></th></scaling:<>	> POWER S	CALING	<b>REF&gt;</b> INTERNAL or EXTERNAL REFERENCE				

D4	<ref> Reference</ref>
0	Internal reference
1	External reference mode, force voltage on Vcm to set reference.
D7 - D5	<scaling> Power scaling modes</scaling>
001	Use for Fs > 150 MSPS, default after reset
011	Power Mode 1, use for $105 < Fs \le 150 \text{ MSPS}$
101	Power Mode 2, use for $50 < Fs \le 105$
111	Power Mode 3, use for Fs $\leq$ 50 MSPS

# Table 17. Serial Register I

A7 - A0	D7	D6	D5	D4	D3	D2	D1	D0
7E		NTERNAL TERMINA TA OUTPUTS	ATION –	<clkout 1<br="">TERMINATION</clkout>			<lvds cur<br="">CURR PROGRAM</lvds>	RENT

D1 - D0	<lvds curr=""> LVDS buffer current programming</lvds>				
00	3.5 mA, default				
01	2.5 mA				
10	4.5 mA				
11	1.75 mA				

TEXAS INSTRUMENTS www.ti.com


SLWS191B-JULY 2006-REVISED MAY 2007

D4 - D2	<clkout term=""> LVDS internal termination for output clock pin (CLKOUT)</clkout>						
000	No internal termination						
001	325						
010	200						
011	125						
100	170						
101	120						
110	100						
111	75						
	<data term=""> LVDS internal termination for output data pins</data>						
D7 - D5	<data term=""> LVDS internal termination for output data pins</data>						
<b>D7 - D5</b>							
	data pins						
000	data pins No internal termination						
000 001	data pins No internal termination 325						
000 001 010	data pins       No internal termination       325       200						
000 001 010 011	data pins       No internal termination       325       200       125						
000 001 010 011 100	data pinsNo internal termination325200125170						

# Table 18. Serial Register J

A7 - A0	D7	D6	D5	D4	D3	D2	D1	D0
7F	<curr dou<br="">CURRENT</curr>	-						

D7 - D6	<curr double=""> LVDS buffer current double</curr>
00	Value specified by <lvds curr=""></lvds>
01	2x data, 2x clockout currents
10	1x data, 2x clockout currents
11	2x data, 4x clockout currents



**PIN CONFIGURATION (LVDS MODE)** 

#### Figure 7. LVDS Mode Pinout


#### PIN ASSIGNMENTS – LVDS Mode

PIN NAME	DESCRIPTION	PIN TYPE	PIN NUMBER	NUMBER OF PINS
AVDD	Analog power supply	I	8, 18, 20, 22, 24, 26	6
AGND	Analog ground	I	9, 12, 14, 17, 19, 25	6
CLKP, CLKM	Differential clock input	I	10, 11	2
INP, INM	Differential analog input	I	15, 16	2
VCM	Internal reference mode – Common-mode voltage output. External reference mode – Reference input. The voltage forced on this pin sets the internal references.	I/O	13	1
IREF	Current-set resistor, 56.2-k $\Omega$ resistor to ground.	I	21	1
RESET	Serial interface RESET input. When using the serial interface mode, the user MUST initialize internal registers through hardware RESET by applying a high-going pulse on this pin, or by using the software reset option. See the <i>SERIAL INTERFACE</i> section. In parallel interface mode, the user has to tie the RESET pin permanently HIGH. (SDATA and SEN are used as parallel pin controls in this mode) The pin has an internal 100-k $\Omega$ pull-down resistor.	I	30	1

# PIN CONFIGURATION (LVDS MODE) (continued)

# PIN ASSIGNMENTS – LVDS Mode (continued)

PIN NAME	DESCRIPTION	PIN TYPE	PIN NUMBER	NUMBER OF PINS
SCLK	This pin functions as serial interface clock input when RESET is low. It functions as LOW SPEED mode control pin when RESET is tied high. Tie SCLK to LOW for Fs > 50MSPS and SCLK to HIGH for Fs $\leq$ 50MSPS. See Table 3. The pin has an internal 100-k $\Omega$ pull-down resistor.	I	29	1
SDATA	This pin functions as serial interface data input when RESET is low. It functions as STANDBY control pin when RESET is tied high.	I		
	See Table 4 for detailed information.		28	1
	The pin has an internal 100 k $\Omega$ pull-down resistor.			
SEN	This pin functions as serial interface enable input when RESET is low. It functions as CLKOUT edge programmability when RESET is tied high. See Table 5 for detailed information. The pin has an internal $100$ -k $\Omega$ pull-up resistor to DRVDD.	I	27	1
OE	Output buffer enable input, active high. The pin has an internal 100-k $\Omega$ pull-up resistor to DRVDD.	I	7	1
DFS	Data Format Select input. This pin sets the DATA FORMAT (Twos complement or Offset binary) and the LVDS/CMOS output mode type. See Table 6 for detailed information.	I	6	1
MODE	Mode select input. This pin selects the Internal or External reference mode. See Table 7 for detailed information.	I	23	1
CLKOUTP	Differential output clock, true	0	5	1
CLKOUTM	Differential output clock, complement	0	4	1
D0_D1_P	Differential output data D0 and D1 multiplexed, true	0	38	1
D0_D1_M	Differential output data D0 and D1 multiplexed, complement.	0	37	1
D2_D3_P	Differential output data D2 and D3 multiplexed, true	0	40	1
D2_D3_M	Differential output data D2 and D3 multiplexed, complement	0	39	1
D4_D5_P	Differential output data D4 and D5 multiplexed, true	0	42	1
D4_D5_M	Differential output data D4 and D5 multiplexed, complement	0	41	1
D6_D7_P	Differential output data D6 and D7 multiplexed, true	0	44	1
D6_D7_M	Differential output data D6 and D7 multiplexed, complement	0	43	1
D8_D9_P	Differential output data D8 and D9 multiplexed, true	0	46	1
D8_D9_M	Differential output data D8 and D9 multiplexed, complement	0	45	1
D10_D11_P	Differential output data D10 and D11 multiplexed, true	0	48	1
D10_D11_M	Differential output data D10 and D11 multiplexed, complement	0	47	1
OVR	Out-of-range indicator, CMOS level signal	0	3	1
DRVDD	Digital and output buffer supply	I	2, 35	2
DRGND	Digital and output buffer ground	I	1, 36	2
NC	Do not connect		31, 32, 33, 34	4
PAD	Connect the pad to ground plane. See <i>Board Design Considerations</i> in application information.		0	1



**PIN CONFIGURATION (CMOS MODE)** 

#### Figure 8. CMOS Mode Pinout

#### **PIN ASSIGNMENTS – CMOS Mode**

PIN NAME	DESCRIPTION	PIN TYPE	PIN NUMBER	NUMBER OF PINS
AVDD	Analog power supply	I	8, 18, 20, 22, 24, 26	6
AGND	Analog ground	I	9, 12, 14, 17, 19, 25	6
CLKP, CLKM	Differential clock input	I	10, 11	2
INP, INM	Differential analog input	I	15, 16	2
VCM	Internal reference mode – Common-mode voltage output. External reference mode – Reference input. The voltage forced on this pin sets the internal references.	I/O	13	1
IREF	Current-set resistor, 56.2-k $\Omega$ resistor to ground.	I	21	1
RESET	Serial interface RESET input. When using the serial interface mode, the user MUST initialize internal registers through hardware RESET by applying a high-going pulse on this pin, or by using the software reset option. See the <i>SERIAL INTERFACE</i> section. In parallel interface mode, the user has to tie RESET pin permanently HIGH. (SDATA and SEN are used as parallel pin controls in this mode). The pin has an internal 100-k $\Omega$ pull-down resistor.	I	30	1
SCLK	This pin functions as serial interface clock input when RESET is low. It functions as LOW SPEED mode control pin when RESET is tied high. Tie SCLK to LOW for Fs > 50MSPS and SCLK to HIGH for Fs $\leq$ 50MSPS. See Table 3. The pin has an internal 100-k $\Omega$ pull-down resistor.	I	29	1

24


# PIN CONFIGURATION (CMOS MODE) (continued)

# PIN ASSIGNMENTS – CMOS Mode (continued)


PIN NAME	DESCRIPTION	PIN TYPE	PIN NUMBER	NUMBER OF PINS
SDATA	This pin functions as serial interface data input when RESET is low. It functions as STANDBY control pin when RESET is tied high.	I	28	1
	See Table 4 for detailed information.			
	The pin has an internal 100 k $\Omega$ pull-down resistor.			
SEN	This pin functions as serial interface enable input when RESET is low. It functions as CLKOUT edge programmability when RESET is tied high. See Table 5 for detailed information.	I	27	1
	The pin has an internal 100-k $\Omega$ pull-up resistor to DRVDD.			
OE	Output buffer enable input, active high. The pin has an internal 100-k $\Omega$ pull-up resistor to DRVDD.	I	7	1
DFS	Data Format Select input. This pin sets the DATA FORMAT (Twos complement or Offset binary) and the LVDS/CMOS output mode type. See Table 6 for detailed information.	I	6	1
MODE	Mode select input. This pin selects the internal or external reference mode. See Table 7 for detailed information.	I	23	1
CLKOUT	CMOS output clock	0	5	1
D0	CMOS output data D0	0	37	1
D1	CMOS output data D1	0	38	1
D2	CMOS output data D2	0	39	1
D3	CMOS output data D3	0	40	1
D4	CMOS output data D4	0	41	1
D5	CMOS output data D5	0	42	1
D6	CMOS output data D6	0	43	1
D7	CMOS output data D7	0	44	1
D8	CMOS output data D8	0	45	1
D9	CMOS output data D9	0	46	1
D10	CMOS output data D10	0	47	1
D11	CMOS output data D11	0	48	1
OVR	Out-of-range indicator, CMOS level signal	0	3	1
DRVDD	Digital and output buffer supply	I	2, 35	2
DRGND	Digital and output buffer ground	I	1, 36	2
UNUSED	Unused pin in CMOS mode		4	1
NC	Do not connect		31, 32, 33, 34	4
PAD	Connect the pad to ground plane. See <i>Board Design Considerations</i> in application information.		0	1




## **TYPICAL CHARACTERISTICS**




## **TYPICAL CHARACTERISTICS (continued)**



# **TYPICAL CHARACTERISTICS (continued)**




## **TYPICAL CHARACTERISTICS (continued)**



# **TYPICAL CHARACTERISTICS (continued)**

All plots are at 25°C, AVDD = DRVDD = 3.3 V, sampling frequency = 170 MSPS, sine wave input clock, 1.5 V<sub>PP</sub> differential clock amplitude, 50% clock duty cycle, -1 dBFS differential analog input, internal reference mode, 0 dB gain, DDR LVDS data output (unless otherwise noted)





PERFORMANCE IN EXTERNAL REFERENCE MODE





Figure 35.






Figure 34.

**COMMON-MODE REJECTION RATIO vs FREQUENCY** 




Figure 36.

**DRVDD CURRENT vs** SAMPLING FREQUENCY (Parallel CMOS)

CMOS

0-pF Load Cap

130

150

170

# **TYPICAL CHARACTERISTICS (continued)**




Figure 39. SNR Contour in dBFS




Figure 40. SFDR Contour in dBc



## **APPLICATION INFORMATION**


## THEORY OF OPERATION

ADS5525 is a low power 12-bit 170 MSPS pipeline ADC in a CMOS process. ADS5525 is based on switched capacitor technology and runs off a single 3.3-V supply. The conversion process is initiated by a rising edge of the external input clock. Once the signal is captured by the input sample and hold, the input sample is sequentially converted by a series of lower resolution stages, with the outputs combined in a digital correction logic block. At every clock edge, the sample propagates through the pipeline resulting in a data latency of 14 clock cycles. The output is available as 12-bit data, in DDR LVDS or CMOS and coded in either straight offset binary or binary 2's complement format.

## **ANALOG INPUT**

The analog input consists of a switched-capacitor based differential sample and hold architecture, shown in Figure 41.


This differential topology results in good ac-performance even for high input frequencies at high sampling rates. The INP and INM pins have to be externally biased around a common-mode voltage of 1.5 V, available on VCM pin 13. For a full-scale differential input, each input pin (INP, INM) has to swing symmetrically between VCM + 0.5 V and VCM – 0.5 V, resulting in a  $2\text{-V}_{PP}$  differential input swing. The maximum swing is determined by the internal reference voltages REFP (2.5 V nominal) and REFM (0.5 V, nominal).



#### Figure 41. Input Stage

The input sampling circuit has a 3-dB bandwidth that extends up to 500 MHz, see Figure 42 (measured from the input pins to the voltage across the sampling capacitors).

# **APPLICATION INFORMATION (continued)**



#### **Drive Circuit Requirements**

A 5- $\Omega$  resistor in series with each input pin is recommended to damp out ringing caused by the package parasitics. It is also necessary to present a low impedance (< 50  $\Omega$ ) for the common-mode switching currents. For example, this is achieved by using two resistors from each input terminated to the common-mode voltage (VCM).

In addition to the above ADC requirements, the drive circuit may have to be designed to provide a low insertion loss over the desired frequency range and matched impedance to the source. For this, the ADC input impedance has to be considered, see Figure 43.

## **Example Drive Circuits**

A configuration suitable for low input frequency ranges (< 100 MHz) is shown in Figure 44. Note the 5- $\Omega$  series resistors and the low common-mode impedance (using 25- $\Omega$  resistors terminated to VCM). In addition, the circuit has low insertion loss, and good impedance match at low input frequencies, see Figure 45.




Figure 44. Configuration for Low Input Frequencies

# ADS5525

## **APPLICATION INFORMATION (continued)**






Figure 45. S11, Input Impedance and Transfer Function for the Configuration in Figure 44


For high input frequencies, the previous configuration has been modified to improve the insertion loss and impedance matching (see Figure 46). The S11 curve shows that the matching is good from 100 MHz to 300 MHz.






A. Includes transformer leakage inductances.









#### **APPLICATION INFORMATION (continued)**

#### **Using RF Transformer-Based Drive Circuits**

For optimum performance, the analog inputs must be driven differentially. This improves the common-mode noise immunity and even order harmonic rejection. Some examples of input configurations using RF transformers suitable for low and high input frequencies are shown in Figure 46 and Figure 47.

The single-ended signal is fed to the primary winding of the RF transformer. The transformer is terminated on the secondary side. Putting the termination on the secondary side helps to shield the kickbacks caused by the sampling circuit from the RF transformer's leakage inductances. The termination is accomplished by two resistors connected in series, with the center point connected to the 1.5 V common-mode (VCM pin 13). The value of the termination resistors (connected to common-mode) has to be low (< 100  $\Omega$ ) to provide a low-impedance path for the ADC common-mode switching current.

At high input frequencies, the mismatch in the transformer parasitic capacitance (between the windings) results in degraded even-order harmonic performance. Connecting two identical RF transformers back-to-back helps minimize this mismatch, and good performance is obtained for high frequency input signals. An additional termination resistor pair (enclosed within the shaded box in Figure 46) may be required between the two transformers to improve the balance between the P and M sides. The center point of this termination must be connected to ground. (Note that the drive circuit has to be tuned to account for this additional termination, to get the desired S11 and impedance match).

#### **Using Differential Amplifier Drive Circuits**

Figure 48 shows a drive circuit using a differential amplifier (TI's THS4509) to convert a single-ended input to differential output that can be interface to the ADC analog input pins. In addition to the single-ended to differential conversion, the amplifier also provides gain (10 dB in Figure 48). R<sub>FIL</sub> helps to isolate the amplifier outputs from the switching input of the ADC. Together with  $C_{FIL}$  it also forms a low-pass filter that band-limits the noise (& signal) at the ADC input. As the amplifier output is ac-coupled, the common-mode voltage of the ADC input pins is set using two 200  $\Omega$  resistors connected to VCM.

The amplifier output can also be dc-coupled. Using the output common-mode control of the THS4509, the ADC input pins can be biased to 1.5V. In this case, use +4 V and -1 V supplies for the THS4509 so that its output common-mod evoltage (1.5 V) is at mid-supply.




Figure 48. Drive Circuit using THS4509

See the EVM User Guide (SLWU028) for more information.

### **APPLICATION INFORMATION (continued)**

#### Input Common-Mode

To ensure a low-noise common-mode reference, the VCM pin is filtered with a  $0.1-\mu$ F low-inductance capacitor connected to ground. The VCM pin is designed to directly drive the ADC inputs. The input stage of the ADC sinks a common-mode current in the order of 280  $\mu$ A (at 170 MSPS). Equation 1 describes the dependency of the common-mode current and the sampling frequency.

This equation helps to design the output capability and impedance of the CM driving circuit accordingly.

#### Reference

ADS5525 has built-in internal references REFP and REFM, requiring no external components. Design schemes are used to linearize the converter load seen by the references; this and the integration of the requisite reference capacitors on-chip eliminates the need for external decoupling. The full-scale input range of the converter can be controlled in the external reference mode as explained below. The internal or external reference modes can be selected by controlling the MODE pin 23 (see Table 7 for details) or by programming the serial interface register bit **<REF>** (Table 16).




Figure 49. Reference Section

#### **Internal Reference**

When the device is in internal reference mode, the REFP and REFM voltages are generated internally. Common-mode voltage (1.5 V nominal) is output on VCM pin, which can be used to externally bias the analog input pins.



#### **APPLICATION INFORMATION (continued)**

#### **External Reference**

When the device is in external reference mode, the VCM acts as a reference input pin. The voltage forced on the VCM pin is buffered and gained by 1.33 internally, generating the REFP and REFM voltages. The differential input voltage corresponding to full-scale is given by Equation 2.

Full-scale differential input  $pp = (Voltage forced on VCM) \times 1.33$ 

(2)

In this mode, the 1.5 V common-mode voltage to bias the input pins has to be generated externally. There is no change in performance compared to internal reference mode.

#### Low Sampling Frequency Operation


For best performance at high sampling frequencies, ADS5525 uses a clock generator circuit to derive internal timing for the ADC. The clock generator operates from 170 MSPS down to 50 MSPS in the DEFAULT SPEED mode. The ADC enters this mode after applying reset (with serial interface configuration) or by tying SCLK pin to **low** (with parallel configuration).

For low sampling frequencies (below 50 MSPS), the ADC must be put in the LOW SPEED mode. This mode can be entered by:

- setting the register bit <LOW SPEED> (Table 10) through the serial interface, OR
- tying the SCLK pin to **high** (see Table 3) using the parallel configuration.

#### **Clock Input**

ADS5525 clock inputs can be driven differentially (SINE, LVPECL or LVDS) or single-ended (LVCMOS), with little or no difference in performance between configurations. The common-mode voltage of the clock inputs is set to VCM using internal 5-k $\Omega$  resistors as shown in Figure 50. This allows the use of transformer-coupled drive circuits for sine wave clock, or ac-coupling for LVPECL, LVDS clock sources (Figure 51 and Figure 52)



#### Figure 50. Internal Clock Buffer

#### **APPLICATION INFORMATION (continued)**

For best performance, it is recommended to drive the clock inputs differentially, reducing susceptibility to common-mode noise. In this case, it is best to connect both clock inputs to the differential input clock signal with 0.1- $\mu$ F capacitors, as shown in Figure 51.




Figure 51. Differential Clock Driving Circuit

A single-ended CMOS clock can be ac-coupled to the CLKP input, with CLKM (pin 11) connected to ground with a 0.1-µF capacitor, as shown in Figure 52.




Figure 52. Single-Ended Clock Driving Circuit

For best performance, the clock inputs have to be driven differentially, reducing susceptibility to common-mode noise. For high input frequency sampling, it is recommended to use a clock source with very low jitter. Bandpass filtering of the clock source can help reduce the effect of jitter. There is no change in performance with a non-50% duty cycle clock input. Figure 33 shows the performance variation of the ADC versus clock duty cycle

#### Clock Buffer Gain

When using a sinusoidal clock input, the noise contributed by clock jitter improves as the clock amplitude is increased. Therefore, using a large amplitude clock is recommended. In addition, the clock buffer has a programmable gain option to amplify the input clock. The clock buffer gain can be set by programming the register bits **<CLK GAIN>** (Table 14). The clock buffer gain decreases monotonically from Gain 4 to Gain 0 settings.

#### **APPLICATION INFORMATION (continued)**

#### **Programmable Gain**

ADS5525 has programmable gain from 0 dB to 6 dB in steps of 1 dB. The corresponding full-scale input range varies from 2  $V_{PP}$  down to 1  $V_{PP}$ , with 0 dB being the default gain. At high IF, this is especially useful as the SFDR improvement is significant with marginal degradation in SNR.

The gain can be programmed using the chapter bits **<GAIN>** (Table 12).

#### Table 19. Full-scale Range Across Gains

Gain	Corresponding full-scale range, Vpp					
0 dB	2.00					
1 dB	1.78					
2 dB	1.59					
3 dB	1.42					
4 dB	1.26					
5 dB	1.12					
6 dB	1.00					

#### Power Down

ADS5525 has three power-down modes - global STANDBY, output buffer disabled, and input clock stopped.

#### Global STANDBY

This mode can be initiated by controlling SDATA (pin 28) or by setting the register bit **<STBY>** (Table 10) through the serial interface. In this mode, the A/D converter, reference block and the output buffers are powered down and the total power dissipation reduces to about 100 mW. The output buffers are in high impedance state. The wake-up time from the global power down to data becoming valid normal mode is maximum 100  $\mu$ s.

#### Output Buffer Disable

The output buffers can be disabled using OE pin 7 in both the LVDS and CMOS modes, reducing the total power by about 100 mW. With the buffers disabled, the outputs are in high impedance state. The wake-up time from this mode to data becoming valid in normal mode is maximum 1  $\mu$ s in LVDS mode and 50 ns in CMOS mode.

#### Input Clock Stop

The converter enters this mode when the input clock frequency falls below 1 MSPS. The power dissipation is about 100 mW and the wake-up time from this mode to data becoming valid in normal mode is maximum  $100 \,\mu s$ .

## **Power Scaling Modes**

ADS5525 has a power scaling mode in which the device can be operated at reduced power levels at lower sampling frequencies with no difference in performance. (See Figure 30)<sup>(1)</sup> There are four power scaling modes for different sampling clock frequency ranges, using the serial interface register bits **<SCALING>** (Table 16). Only the AVDD power is scaled, leaving the DRVDD power unchanged.

Sampling Frequency MSPS			Analog Power in Default Mode
> 150	Default	928 mW at 170 MSPS	928 mW at 170 MSPS
105 to 150	Power Mode 1	841 mW at 150 MSPS	917 mW at 150 MSPS
50 to 105	Power Mode 2	670 mW at 105 MSPS	830 mW at 105 MSPS
< 50	Power Mode 3	525 mW at 50 MSPS	760 mW at 50 MSPS

#### Table 20. Power Scaling vs Sampling Speed

(1) The performance in the power scaling modes is from characterization and not tested in production.

#### Power Supply Sequence

During power-up, the AVDD and DRVDD supplies can come up in any sequence. The two supplies are separated inside the device. Externally, they can be driven from separate supplies or from a single supply.

#### **Digital Output Information**


ADS5525 provides 12-bit data, an output clock synchronized with the data and an out-of-range indicator that goes high when the output reaches the full-scale limits. In addition, output enable control (OE pin 7) is provided to power down the output buffers and put the outputs in high-impedance state.

#### Output Interface

Two output interface options are available – Double Data Rate (DDR) LVDS and parallel CMOS. They can be selected using the DFS (see Table 6) or the serial interface register bit **<ODI>** (Table 15).

#### DDR LVDS Outputs

In this mode, the 12 data bits and the output clock are available as LVDS (Low Voltage Differential Signal) levels. Two successive data bits are multiplexed and output on each LVDS differential pair as shown in Figure 53. So, there are 6LVDS output pairs for the 12 data bits and 1 LVDS output pair for the output clock.





Even data bits D0, D2, D4, D6, D8 and D10 are output at the falling edge of CLKOUTP and the odd data bits D1, D3, D5, D7, D9 and D11 are output at the rising edge of CLKOUTP. Both the rising and falling edges of CLKOUTP have to be used to capture all the 12 data bits (see Figure 54).




Figure 54. DDR LVDS Interface

#### LVDS Buffer Current Programmability

The default LVDS buffer output current is 3.5 mA. When terminated by 100  $\Omega$ , this results in a 350-mV single-ended voltage swing (700-mV<sub>PP</sub> differential swing). The LVDS buffer currents can also be programmed to 2.5 mA, 4.5 mA, and 1.75 mA using the register bits **<LVDS CURR>** (Table 17). In addition, there exists a current double mode, where this current is doubled for the data and output clock buffers (register bits **<CURR DOUBLE>**) (Table 18).

#### LVDS Buffer Internal Termination

An internal termination option is available (using the serial interface), by which the LVDS buffers are differentially terminated inside the device. The termination resistances available are – 325, 200, and 170  $\Omega$  (nominal with ±20% variation). Any combination of these three terminations can be programmed; the effective termination is the parallel combination of the selected resistances. This results in eight effective terminations from open (no termination) to 75  $\Omega$ .

The internal termination helps to absorb any reflections coming from the receiver end, improving the signal integrity. With 100- $\Omega$  internal and 100- $\Omega$  external termination, the voltage swing at the receiver end is halved (compared to no internal termination). The voltage swing can be restored by using the LVDS current double mode. Figure 55 shows the eye diagram of one of the LVDS data outputs with a 10-pF load capacitance (from each pin to ground) and 100- $\Omega$  termination enabled. The terminations can be programmed using register bits **<DATA TERM>** and **<CLKOUT TERM>** (Table 17).




Figure 55. Eye Diagram of LVDS Data Output with INTERNAL Termination

#### Parallel CMOS

In this mode, the 12 data outputs and the output clock are available as 3.3-V CMOS voltage levels. Each data bit and the output clock is available on a separate pin in parallel. By default, the data outputs are valid during the rising edge of the output clock. The output clock is CLKOUT (pin 5).

#### **CMOS Mode Power Dissipation**

With CMOS outputs, the DRVDD current scales with the sampling frequency and the load capacitance on every output pin (see Figure 38). The maximum DRVDD current occurs when each output bit toggles between 0 and 1 every clock cycle. In actual applications, this condition is unlikely to occur. The actual DRVDD current would be determined by the average number of output bits switching, which is a function of the sampling frequency and the nature of the analog input signal.

Digital current due to CMOS output switching =  $C_L \times V_{DRVDD} \times (N \times F_{AVG})$ 

where  $C_L$  = load capacitance, N x  $F_{AVG}$  = average number of output bits switching

Figure 38 shows the current with various load capacitances across sampling frequencies at 2MHz analog input frequency.

#### Output Switching Noise and Data Position Programmability (in CMOS mode ONLY)

Switching noise (caused by CMOS output data transitions) can couple into the analog inputs during the instant of sampling and degrade the SNR. To minimize this, the device includes programmable options to move the output data transitions with respect to the output clock. This can be used to position the data transitions at the optimum place away from the sampling instant and improve the SNR. Figure 24 shows the variation of SNR for different CMOS output data positions at 190 MSPS.

Note that the optimum output data position varies with the sampling frequency. The data position can be programmed using the register bits **<DATA POSN>** (Table 9).

It is recommended to put series resistors (50 to 100  $\Omega$ ) on each output line placed very close to the converter pins. This helps to isolate the outputs from seeing large load capacitances and in turn reduces the amount of switching noise. For example, the data in Figure 24 was taken with 50  $\Omega$  series resistors on each output line.

#### **Output Clock Position Programmability**

In both the LVDS and CMOS modes, the output clock can be moved around its default position. This can be done using SEN pin 27 (as described in Table 5) or using the serial interface register bits **<CLKOUT POSN>** (Table 9). Using this allows to trade-off the setup and hold times leading to reliable data capture. There also exists an option to align the output clock edge with the data transition.

Note that programming the output clock position also affects the clock propagation delay times.

#### Output Data Format

Two output data formats are supported – 2's complement and offset binary. They can be selected using the DFS (pin 6) or the serial interface register bit  $\langle DF \rangle$  (Table 10).

#### **Overvoltage Signal**

When the input voltage exceeds the full-scale range of the ADC, OVR (pin 3) goes high, and the output code is clamped to the appropriate full-scale level for the duration of the overload. For a positive overdrive, the output code is 0xFFF in offset binary output format, and 0x7FF in 2's complement output format. For a negative input overdrive, the output code is 0x000 in offset binary output format and 0x800 in 2's complement output format. Figure 56 shows the behavior of OVR during the overload. Note that OVR and the output code react to the overload after a latency of 14 clock cycles.




Figure 56. OVR During Input Overvoltage

#### **Output Timing**

For the best performance at high sampling frequencies, ADS5525 uses a clock generator circuit to derive internal timing for ADC. This results in optimal setup and hold times of the output data and 50% output clock duty cycle for sampling frequencies from 80 MSPS to 170 MSPS. See Table 21 for timing information above 80 MSPS.

#### Table 21. Timing Characteristics (80 MSPS to 170 MSPS)

Fs, MSPS	t <sub>su</sub> DATA SETUP TIME, ns			t <sub>h</sub> D	ATA HOLD TIM	IE, ns	t <sub>PDI</sub> CLOCK PROPAGATION DELAY, ns			
	MIN	TYP	MAX	MIN	ТҮР	MAX	MIN	ТҮР	MAX	
DDR LVDS							I.	1		
150	1.6	2.1		0.6	1.1		4.3	5	5.7	
130	2.0	2.5		0.8	1.3		4.5	5.2	5.9	
80	3.6	4.1		1.6	2.1		4.7	5.7	6.7	
PARALLEL CMO	s									
150	2.8	3.6		1.2	1.6		1.7	2.5	3.3	
130	3.3	4.1		1.7	2.1		1.1	1.9	2.7	
80	6	7		3.7	4.1		10.8	12	13.2	

(1) Timing parameters are specified by design and characterization and not tested in production.

Below 80 MSPS, the setup and hold times do not scale with the sampling frequency. The output clock duty cycle also progressively moves away from 50% as the sampling frequency is reduced from 80 MSPS.

See Table 22 for detailed timings at sampling frequencies below 80 MSPS. Figure 57 shows the clock duty cycle across sampling frequencies in the DDR LVDS and CMOS modes.

Table 22. Timing Characteristics (1 M	MSPS to 80 MSPS) <sup>(</sup>	1)
---------------------------------------	-------------------------------	----

	t <sub>su</sub> DATA SETUP TIME, ns			t <sub>h</sub> DA	TA HOLD TIME	I, ns	tPDI CLOCK PROPAGATION DELAY, ns			
Fs, MSPS	MIN	ТҮР	MAX	MIN	TYP	MAX	MIN	ТҮР	MAX	
DDR LVDS	L1									
1 to 80	3.6			1.6				5.7		
PARALLEL CM	os			· · · · ·						
1 to 80	6			3.7				12		

(1) Timing parameters are specified by design and characterization and not tested in production.




Figure 57. Output Clock Duty Cycle (typical) vs Sampling Frequency

The latency of ADS5525 is 14 clock cycles from the sampling instant (input clock rising edge). In the LVDS mode, the latency remains constant across sampling frequencies. In the CMOS mode, the latency is 14 clock cycles above 80 MSPS and 13 clock cycles below 80 MSPS.

#### **Board Design Considerations**

#### Grounding

A single ground plane is sufficient to give good performance, provided the analog, digital and clock sections of the board are cleanly partitioned. Refer to the EVM User Guide (SLWU028) for details on layout and grounding.

#### Supply Decoupling

As the ADS5525 already includes internal decoupling, minimal external decoupling can be used without loss in performance. Note that decoupling capacitors can help to filter external power supply noise, so the optimum number of capacitors would depend on the actual application. The decoupling capacitors should be placed very close to the converter supply pins.

It is recommended to use separate supplies for the analog and digital supply pins to isolate digital switching noise from sensitive analog circuitry. In case only a single 3.3V supply is available, it should be routed first to AVDD. It can then be tapped and isolated with a ferrite bead (or inductor) with decoupling capacitor, before being routed to DRVDD.

#### Series Resistors on Data Outputs

It is recommended to put series resistors (50 to 100  $\Omega$ ) on each output line placed very close to the converter pins. This helps to isolate the outputs from seeing large load capacitances and in turn reduces the amount of switching noise.

#### Exposed Thermal Pad

It is necessary to solder the exposed pad at the bottom of the package to a ground plane for best thermal performance. For detailed information, see application notes **QFN Layout Guidelines** (SLOA122) and **QFN/SON PCB Attachment** (SLUA271).



### DEFINITION OF SPECIFICATIONS

#### **Analog Bandwidth**

The analog input frequency at which the power of the fundamental is reduced by 3 dB with respect to the low frequency value.

#### **Aperture Delay**

The delay in time between the rising edge of the input sampling clock and the actual time at which the sampling occurs.

#### **Aperture Uncertainty (Jitter)**

The sample-to-sample variation in aperture delay.

#### **Clock Pulse Width/Duty Cycle**

The duty cycle of a clock signal is the ratio of the time the clock signal remains at a logic high (clock pulse width) to the period of the clock signal. Duty cycle is typically expressed as a percentage. A perfect differential sine-wave clock results in a 50% duty cycle.

#### **Maximum Conversion Rate**

The maximum sampling rate at which certified operation is given. All parametric testing is performed at this sampling rate unless otherwise noted.

#### **Minimum Conversion Rate**

The minimum sampling rate at which the ADC functions.

#### **Differential Nonlinearity (DNL)**

An ideal ADC exhibits code transitions at analog input values spaced exactly 1 LSB apart. The DNL is the deviation of any single step from this ideal value, measured in units of LSBs

#### Integral Nonlinearity (INL)

The INL is the deviation of the ADC's transfer function from a best fit line determined by a least squares curve fit of that transfer function, measured in units of LSBs.

#### **Gain Error**

The gain error is the deviation of the ADC's actual input full-scale range from its ideal value. The gain error is given as a percentage of the ideal input full-scale range.

#### Offset Error

The offset error is the difference, given in number of LSBs, between the ADC's actual average idle channel output code and the ideal average idle channel output code. This quantity is often mapped into mV.

#### **Temperature Drift**

The temperature drift coefficient (with respect to gain error and offset error) specifies the change per degree Celsius of the parameter from  $T_{MIN}$  to  $T_{MAX}$ . It is calculated by dividing the maximum deviation of the parameter across the  $T_{MIN}$  to  $T_{MAX}$  range by the difference  $T_{MAX}$ - $T_{MIN}$ .

Signal-to-Noise Ratio

TFXAS TRUMENTS www.ti.com

 $SNR = 10Log^{10} \frac{P_s}{P_N}$ 

SNR is either given in units of dBc (dB to carrier) when the absolute power of the fundamental is used as the reference, or dBFS (dB to full scale) when the power of the fundamental is extrapolated to the converter's full-scale range.

**DEFINITION OF SPECIFICATIONS (continued)** 

## Signal-to-Noise and Distortion (SINAD)

SINAD is the ratio of the power of the fundamental (P<sub>S</sub>) to the power of all the other spectral components including noise  $(P_N)$  and distortion  $(P_D)$ , but excluding dc.

SINAD is either given in units of dBc (dB to carrier) when the absolute power of the fundamental is used as the reference, or dBFS (dB to full scale) when the power of the fundamental is extrapolated to the converter's full-scale range.

## Effective Number of Bits (ENOB)

 $SINAD = 10Log^{10} \frac{P_s}{P_N + P_n}$ 

The ENOB is a measure of a converter's performance as compared to the theoretical limit based on quantization noise.  $\mathsf{ENOB} = \frac{\mathsf{SINAD} - 1.76}{6.02}$ 

Total Harmonic Distortion (THD)

THD is the ratio of the power of the fundamental ( $P_s$ ) to the power of the first nine harmonics ( $P_p$ ).

$$THD = 10Log^{10} \frac{P_s}{P_N}$$
(7)

THD is typically given in units of dBc (dB to carrier).

## Spurious-Free Dynamic Range (SFDR)

The ratio of the power of the fundamental to the highest other spectral component (either spur or harmonic). SFDR is typically given in units of dBc (dB to carrier).

## **Two-Tone Intermodulation Distortion**

IMD3 is the ratio of the power of the fundamental (at frequencies f1 and f2) to the power of the worst spectral component at either frequency 2f1-f2 or 2f2-f1. IMD3 is either given in units of dBc (dB to carrier) when the absolute power of the fundamental is used as the reference, or dBFS (dB to full scale) when the power of the fundamental is extrapolated to the converter's full-scale range.

# DC Power Supply Rejection Ratio (DC PSRR)

The DC PSSR is the ratio of the change in offset error to a change in analog supply voltage. The DC PSRR is typically given in units of mV/V.

(5)

(4)

(6)



#### **DEFINITION OF SPECIFICATIONS (continued)**

#### AC Power Supply Rejection Ratio (AC PSRR)

AC PSRR is the measure of rejection of variations in the supply voltage of the ADC. If  $\Delta V_{SUP}$  is the change in the supply voltage and  $\Delta V_{OUT}$  is the resultant change in the ADC output code (referred to the input), then

PSRR = 20Log<sup>10</sup> 
$$\frac{\Delta V_{OUT}}{\Delta V_{SUP}}$$
 (Expressed in dBc)

#### **Common Mode Rejection Ratio (CMRR)**

CMRR is the measure of rejection of variations in the input common-mode voltage of the ADC. If  $\Delta Vcm$  is the change in the input common-mode voltage and  $\Delta V_{OUT}$  is the resultant change in the ADC output code (referred to the input), then

CMRR = 20Log<sup>10</sup>  $\frac{\Delta V_{OUT}}{\Delta V_{CM}}$  (Expressed in dBc)

(9)

(8)

#### Voltage Overload Recovery

The number of clock cycles taken to recover to less than 1% error for a 6-dB overload on the analog inputs. A 6-dBFS sine wave at Nyquist frequency is used as the test stimulus.

## ADS5525 Revision history

Revision	Date	Description
А	8/06	Changes to the Clock Inputs of the Recommended Operating Conditions table.
		Changes to the Timing Characteristics table.
		New text for the Device Mode Configuration
		Added SLCK pin to the Parallel Configuration Only section.
		Added SCLK Control in Table 3 to the Description of Parallel Pins.
		Additions to Table 8, <low speed=""> information.</low>
		Revised Typical Characteristics graphs.
В	5/07	Changed the SCLK Pin description.
		Changed Analog Input information and Figures.
		Changed Drive Circuit and Example Drive Circuit information and Figures.
		Added Using RF Transformer-Based Drive Circuits information.
		Added Overvoltage Signal and Figure 56.
		Revised description of Serial Registers, and application information section
		Added thermal pad to Figure 7 and Figure 8
		Added Using Differential Amplifier Drive Circuits to the application information section
		Added CMOS mode Power Dissipation to the application information section



#### **PACKAGING INFORMATION**

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
ADS5525IRGZR	Active	Production	VQFN (RGZ)   48	2500   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	AZ5525
ADS5525IRGZR.A	Active	Production	VQFN (RGZ)   48	2500   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	AZ5525
ADS5525IRGZRG4	Active	Production	VQFN (RGZ)   48	2500   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	AZ5525
ADS5525IRGZRG4.A	Active	Production	VQFN (RGZ)   48	2500   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	AZ5525
ADS5525IRGZT	Active	Production	VQFN (RGZ)   48	250   SMALL T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	AZ5525
ADS5525IRGZT.A	Active	Production	VQFN (RGZ)   48	250   SMALL T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	AZ5525

<sup>(1)</sup> **Status:** For more details on status, see our product life cycle.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

# PACKAGE OPTION ADDENDUM

14-Jul-2025



Texas

STRUMENTS

## TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	-	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ADS5525IRGZR	VQFN	RGZ	48	2500	330.0	16.4	7.3	7.3	1.5	12.0	16.0	Q2
ADS5525IRGZRG4	VQFN	RGZ	48	2500	330.0	16.4	7.3	7.3	1.5	12.0	16.0	Q2



www.ti.com

# PACKAGE MATERIALS INFORMATION

15-Jul-2025



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ADS5525IRGZR	VQFN	RGZ	48	2500	350.0	350.0	43.0
ADS5525IRGZRG4	VQFN	RGZ	48	2500	350.0	350.0	43.0

# **RGZ 48**

7 x 7, 0.5 mm pitch

# **GENERIC PACKAGE VIEW**

## VQFN - 1 mm max height

PLASTIC QUADFLAT PACK- NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.




# **RGZ0048A**

# PACKAGE OUTLINE VQFN - 1 mm max height

VQ: IT I IIII IIIAX Holgit

PLASTIC QUADFLAT PACK- NO LEAD



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



# **EXAMPLE BOARD LAYOUT**

## VQFN - 1 mm max height

PLASTIC QUADFLAT PACK- NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



# **RGZ0048A**

# **EXAMPLE STENCIL DESIGN**

# VQFN - 1 mm max height

PLASTIC QUADFLAT PACK- NO LEAD



6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated