



# 12-Bit, 80 MSPS Analog-To-Digital Converter

#### **FEATURES**

- 12-Bit Resolution
- 80 MSPS Sample Rate
- High SNR: 69.7 dBFS at 100 MHz f<sub>IN</sub>
- High SFDR: 83 dBc at 100 MHz f<sub>IN</sub>
- 2.3-V<sub>PP</sub> Differential Input Voltage
- Internal Voltage Reference
- 3.3-V Single-Supply Voltage
- Analog Power Dissipation: 541 mW
- Serial Programming Interface

- TQFP-64 PowerPAD™ Package
- Recommended Op Amps: OPA695, OPA847, THS3201, THS3202, THS4503, THS4509, THS9001

#### **APPLICATIONS**

- Wireless Communication
  - Communication Receivers
  - Base Station Infrastructure
- Test and Measurement Instrumentation
- Single and Multichannel Digital Receivers
- Communication Instrumentation
  - Radar, Infrared
- Video and Imaging
- Medical Equipment


#### **DESCRIPTION**

The ADS5522 is a high-performance, 12-bit, 80 MSPS analog-to-digital converter (ADC). To provide a complete converter solution, it includes a high-bandwidth linear sample-and-hold stage (S&H) and internal reference. Designed for applications demanding the highest speed and highest dynamic performance in little space, the ADS5522 has excellent power consumption of 541 mW at 3.3-V single-supply voltage. This allows an even higher system integration density. The provided internal reference simplifies system design requirements. Parallel CMOS-compatible output ensures seamless interfacing with common logic.

The ADS5522 is available in a 64-pin TQFP PowerPAD package over the industrial temperature range.

#### **ADS5500 PRODUCT FAMILY**

	80 MSPS	105 MSPS	125 MSPS
12 Bit	ADS5522	ADS5521	ADS5520
14 Bit	ADS5542	ADS5541	ADS5500



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### PACKAGE/ORDERING INFORMATION(1)

PRODUCT	PACKAGE-LEAD	PACKAGE DESIGNATOR	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER	TRANSPORT MEDIA, QUANTITY
ADS5522	HTQFP-64 <sup>(2)</sup>	PAP	–40 C to 85 C	ADS5522I	ADS5522IPAP	Tray, 160
AD35522	PowerPAD	FAF	-40 C t0 65 C	AD333221	ADS5522IPAPR	Tape and Reel, 1000

- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this data sheet.
- (2) Thermal pad size: 3,5 mm x 3,5 mm (min), 4 mm x 4 mm (max). θ<sub>JA</sub> = 21.47 C/W and θ<sub>JC</sub> = 2.99 C/W, when used with 2 oz. copper trace and pad soldered directly to a JEDEC standard, four-layer, 3 in x 3 in PCB.

#### ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)(1)

		ADS5522	UNIT
Cupply Valtage	$\begin{array}{c} \text{AV}_{\text{DD}} \text{ to A}_{\text{GND}}, \text{DRV}_{\text{DD}} \text{ to DR}_{\text{GND}} & -0.3 \text{ to } 3.7 \\ \hline A_{\text{GND}} \text{ to DR}_{\text{GND}} & 0.1 \\ \hline \log \text{ input to A}_{\text{GND}}^{(2)(3)} & -0.3 \text{ to minimum (AV}_{\text{DD}} + 0.3, 3.6) \\ \hline c \text{ input to DR}_{\text{GND}} & -0.3 \text{ to DRV}_{\text{DD}} \\ \hline \text{tal data output to DR}_{\text{GND}} & -0.3 \text{ to DRV}_{\text{DD}} \\ \hline \text{rating temperature range} & 0 \text{ to } 70 \\ \hline & -40 \text{ to } 85 \\ \hline \end{array}$	V	
Supply voltage	A <sub>GND</sub> to DR <sub>GND</sub>	0.1	V
Analog input to A <sub>GN</sub>	ID <sup>(2)(3)</sup>	-0.3 to minimum (AV <sub>DD</sub> + 0.3, 3.6)	V
Logic input to DR <sub>GN</sub>	ND	-0.3 to DRV <sub>DD</sub>	V
Digital data output t	to DR <sub>GND</sub>	-0.3 to DRV <sub>DD</sub>	V
On a notice of to man a not		0 to 70	
Operating temperat	ure range	-40 to 85	С
Junction temperatu	re	105	С
Storage temperatur	e range	-65 to 150	С

- (1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.
- (2) If the input signal can exceed 3.6 V, then a resistor greater than or equal to 25 Ω should be added in series with each of the analog input pins to support input voltages up to 3.8 V. For input voltages above 3.8 V, the device can only handle transients and the duty cycle of the overshoot should be limited to less than 5% for inputs up to 3.9 V.
- (3) The overshoot duty cycle can be defined as the ratio of the total time of overshoot to the total intended device lifetime, expressed as a percentage. The total time of overshoot is the integrated time of all overshoot occurences over the lifetime of the device.



# RECOMMENDED OPERATING CONDITIONS

		MIN	TYP	MAX	UNIT
Supplies	3	Į.			
$AV_{DD}$	Analog supply voltage	3	3.3	3.6	V
$DRV_DD$	Output driver supply voltage	3	3.3	3.6	V
Analog i	nput				
	Differential input range		2.3		$V_{PP}$
$V_{CM}$	Input common-mode voltage (1)	1.45	1.55	1.65	V
Digital C	Output				
	Maximum output load		10		pF
Clock In	put				
	ADCLK input sample rate (sine wave) 1/t <sub>C</sub>	2		80	MSPS
	Clock amplitude, sine wave, differential <sup>(2)</sup>	1	3		$V_{PP}$
	Clock duty cycle <sup>(3)</sup>		50%		
	Open free-air temperature range	-40		85	С

- (1) Input common-mode should be connected to CM.
- (2) See Figure 47 for more information.
  (3) See Figure 46 for more information.

# **ELECTRICAL CHARACTERISTICS**

Typical values given at  $T_A$  = 25 °C, min and max specified over the full recommended operating temperature range,  $AV_{DD}$  = DRV<sub>DD</sub> = 3.3 V, sampling rate = 80 MSPS, 50% clock duty cycle, 3-V<sub>PP</sub> differential clock, and -1-dBFS differential input, unless otherwise noted

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
Resolution			12		Bits
Analog Inputs		1			
Differential input range			2.3		$V_{PP}$
Differential input impedance	See Figure 37		6.6		kΩ
Differential input capacitance	See Figure 37		4		pF
Analog input common-mode current (per input)			200		μΑ
Analog input bandwidth	Source impedance = 50 $\Omega$		750		MHz
Voltage overload recovery time			4		Clock cycles
Internal Reference Voltages					
Reference bottom voltage, V <sub>(REFM)</sub>			1		V
Reference top voltage, V <sub>(REFP)</sub>			2.15		V
Reference error		-4%	0.6%	4%	
Common-mode voltage output, V <sub>(CM)</sub>			1.55 0.05		V
Dynamic DC Characteristics and Accuracy					
No missing codes			Tested		
Differential nonlinearity error, DNL	f <sub>IN</sub> = 10 MHz	-0.5	0.25	0.5	LSB
Integral nonlinearity error, INL	f <sub>IN</sub> = 10 MHz	-1.5	0.55	1.5	LSB
Offset error		-11	±1.5	11	mV
Offset temperature coefficient			0.02		%/ C
DC power-supply rejection ratio, DC PSRR	$\Delta$ offset error/ $\Delta$ AV <sub>DD</sub> from AV <sub>DD</sub> = 3 V to AV <sub>DD</sub> = 3.6 V		0.25		mV/V
Gain error <sup>(1)</sup>		-2	±0.3	2	%FS
Gain temperature coefficient			-0.02		Δ%/ C

<sup>(1)</sup> Gain error is specified by design and characterization; it is not tested in production.



Typical values given at  $T_A$  = 25 °C, min and max specified over the full recommended operating temperature range,  $AV_{DD}$  =  $DRV_{DD}$  = 3.3 V, sampling rate = 80 MSPS, 50% clock duty cycle, 3- $V_{PP}$  differential clock, and -1-dBFS differential input, unless otherwise noted

PARAMETER		CONDITIONS	MIN	TYP	MAX	UNIT	
Dynamic AC Characteristics							
	f <sub>IN</sub> = 10 MHz	25 C	68	70.5			
	1 N = 10 W112	Full temp range	66.5	69.5			
	$f_{\text{IN}} = 55 \text{ MHz}$			70.3			
Cignal to paiga ratio CND	f _ 70 MHz	25 C	68	70.2	dBF	4DEC	
Signal-to-noise ratio. SNR	$f_{IN} = 70 \text{ MHz}$	Full temp range	66.5	69		ubi 3	
	$f_{\text{IN}} = 100 \text{ MHz}$			69.7			
	$f_{IN} = 150 \text{ MHz}$			68.6			
	$f_{IN} = 220 \text{ MHz}$			67.2			
RMS idle channel noise	Input tied to co	mmon-mode		0.43		LSB	
	f _ 10 MHz	25 C	79	87			
	$f_{IN} = 10 \text{ MHz}$	Full temp range	76	84			
	$f_{IN} = 55 \text{ MHz}$			87			
Spurious from dynamic rooms SEDD	f = 70 MH=	25 C	78	84		4D^	
Spurious-free dynamic range, SFDR	$f_{IN} = 70 \text{ MHz}$	Full temp range	76	83		dBc	
	f <sub>IN</sub> = 100 MHz			83			
	f <sub>IN</sub> = 150 MHz			78			
	f <sub>IN</sub> = 220 MHz			71			
	f 40 MH-	25 C	79	87			
	$f_{IN} = 10 \text{ MHz}$	Full temp range	76	86			
accord have acid LIDO	f <sub>IN</sub> = 55 MHz			86			
	( 70 MH-	25 C	78	84		JD -	
Second-harmonic, HD2	$f_{IN} = 70 \text{ MHz}$	Full temp range	76	83		dBc	
	f <sub>IN</sub> = 100 MHz			83			
	f <sub>IN</sub> = 150 MHz			78			
	f <sub>IN</sub> = 220 MHz			71			
		25 C	79	91			
	$f_{IN} = 10 \text{ MHz}$	Full temp range	76	87			
	f <sub>IN</sub> = 55 MHz	-		90			
Third have said LIDO		25 C	78	83			
Third-harmonic, HD3	$f_{IN} = 70 \text{ MHz}$	Full temp range	76	83		dBc	
	f <sub>IN</sub> = 100 MHz	•		83			
	f <sub>IN</sub> = 150 MHz			86			
	f <sub>IN</sub> = 220 MHz			84			
Monet homeonicles in father than 1100 and 1100	f <sub>IN</sub> = 10 MHz	25 C		90		4D -	
Worst-harmonic/spur (other than HD2 and HD3)	f <sub>IN</sub> = 70 MHz	25 C		89		dBc	
	40.00	25 C	67.5	70.4			
	$f_{IN} = 10 \text{ MHz}$	Full temp range	66	69			
	f <sub>IN</sub> = 55 MHz	-		70.1			
o		25 C	67.5	69.9			
Signal-to-noise + distortion, SINAD	$f_{IN} = 70 \text{ MHz}$	Full temp range	66	68.5		dBFS	
	$f_{IN} = 100 \text{ MHz}$ $f_{IN} = 150 \text{ MHz}$			69.4			
				68.1			
	f <sub>IN</sub> = 220 MHz			65.8			



Typical values given at  $T_A$  = 25 °C, min and max specified over the full recommended operating temperature range,  $AV_{DD}$  = DRV<sub>DD</sub> = 3.3 V, sampling rate = 80 MSPS, 50% clock duty cycle, 3-V<sub>PP</sub> differential clock, and -1-dBFS differential input, unless otherwise noted


PARAMETER		CONDITIONS	MIN	TYP	MAX	UNIT	
	f 40 MH-	25 C	78	85.2			
	f <sub>IN</sub> = 10 MHz	Full temp range	75	82			
	$f_{IN} = 55 \text{ MHz}$			83.6			
Total harmonic distortion, TLID	f 70 MHz	25 C	77	82.1		dBc	
Total harmonic distortion, THD	f <sub>IN</sub> = 70 MHz	Full temp range	75	81		UDC	
	f <sub>IN</sub> = 100 MHz			80.8			
	f <sub>IN</sub> = 150 MHz			76.6			
	f <sub>IN</sub> = 220 MHz			70.4			
Effective number of bits, ENOB	f <sub>IN</sub> = 70 MHz			11.3		Bits	
	f = 10.1 MHz, 15.1 MHz (-7dBFS each tone)			88			
Two-tone intermodulation distortion, IMD	f = 50.1 MHz, 55.1 MHz (-7dBFS each tone)			85		dBFS	
	f = 148.1 MHz, (-7dBFS each			93			
AC power supply rejection ratio, ACPSRR	Supply noise fr	requency ≤ 100 MHz		35		dB	
Power Supply			•				
Total supply current, I <sub>CC</sub>	f <sub>IN</sub> = 70 MHz			201	230	mA	
Analog supply current, I <sub>(AVDD)</sub>	f <sub>IN</sub> = 70 MHz			164	180	mA	
Output buffer supply current, I <sub>(DRVDD)</sub>	f <sub>IN</sub> = 70 MHz, 10-pF load from digital outputs to ground			37	50	mA	
	Analog only			541	594		
Power dissipation		Output buffer power with 10-pF load on digital output to ground		122 165		mW	
Standby power	With Clocks ru	nning		180	250	mW	

# **DIGITAL CHARACTERISTICS**

Valid over full recommended operating temperature range,  $AV_{DD} = DRV_{DD} = 3.3 \text{ V}$ , unless otherwise noted

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
Digita	Il Inputs					
$V_{IH}$	High-level input voltage		2.4			V
$V_{IL}$	Low-level input voltage				8.0	V
$I_{IH}$	High-level input current				10	μΑ
$I_{\rm IL}$	Low-level input current				-10	μΑ
	Input current for RESET			-20		μΑ
	Input capacitance			4		pF
Digita	l Outputs					
$V_{OL}$	Low-level output voltage	C <sub>LOAD</sub> = 10 pF		0.3	0.4	V
$V_{OH}$	High-level output voltage	C <sub>LOAD</sub> = 10 pF	2.8	3		V
	Output capacitance			3		pF





NOTE: It is recommended that the loading at CLKOUT and all data lines are accurately matched to ensure that the above timing matches closely with the specified values.

Figure 1. Timing Diagram

# TIMING CHARACTERISTICS(1)

Typical values given at  $T_A$  = 25 °C, min and max specified over the full recommeded operating temperature range,  $AV_{DD}$  = DRV<sub>DD</sub> = 3.3 V, sampling rate = 80 MSPS, 50% clock duty cycle, 3-V<sub>PP</sub> differential clock, and  $C_{LOAD}$  = 10 pF, unless otherwise noted<sup>(2)</sup>

	PARAMETER	DESCRIPTION	MIN	TYP	MAX	UNIT
Switchi	ing Specification				,	
t <sub>A</sub>	Aperture delay	Input CLK falling edge to data sampling point		1		ns
	Aperture jitter (uncertainty)	Uncertainty in sampling instant		300		fs
t <sub>SU</sub>	Data setup time	Data valid (3) to 50% of CLKOUT rising edge	3.6	4.7		ns
t <sub>H</sub>	Data hold time	50% of CLKOUT rising edge to data becoming invalid (3)	1.8	3.1		ns
t <sub>START</sub>	Input clock to output data valid start (4) (5)	Input clock rising edge to data valid start delay		3.3	5.0	ns
t <sub>END</sub>	Input clock to output data valid end <sup>(4)(5)</sup>	Input clock rising edge to data valid end delay	8.4	11.1		ns
t <sub>JIT</sub>	Output clock jitter	Uncertainty in CLKOUT rising edge, peak-to-peak		210	315	ps
t <sub>r</sub>	Output clock rise time	Rise time of CLKOUT measured from 20% to 80% of DRV <sub>DD</sub>		2.5	2.8	ns
t <sub>f</sub>	Output clock fall time	Fall time of CLKOUT measured from 80% to 20% of DRV <sub>DD</sub>		2.1	2.3	ns
t <sub>PDI</sub>	Input clock to output clock delay	Input clock rising edge zero crossing, to output clock rising edge 50%	7.1	8	8.9	ns
t <sub>r</sub>	Data rise time	Data rise time measured from 20% to 80% of DRV <sub>DD</sub>		5.6	6.1	ns
t <sub>f</sub>	Data fall time	Data fall time measured from 80% to 20% of DRV <sub>DD</sub>		4.4	5.1	ns
	Output enable(OE) to data output delay	Time required for outputs to have stable timings with regard to input clock (6) after OE is activated			1000	Clock cycles

- (1) Timing parameters are ensured by design and characterization, and not tested in production.
- (2) See Table 5 through Table 6 in the Application Information section for timing information at additional sampling frequencies.
- (3) Data valid refers to 2 V for LOGIC HIGH and 0.8 V for LOGIC LOW.
- (4) See the Output Information section for details on using the input clock for data capture.
- These specifications apply when the CLKOUT polarity is set to rising edge (according to Table 2). Add 1/2 clock period for the valid number for a falling edge CLKOUT polarity.
- (6) Data outputs are available within a clock from assertion of OE; however, it takes 1000 clock cycles to ensure stable timing with respect to input clock.



# **TIMING CHARACTERISTICS (continued)**

Typical values given at  $T_A$  = 25  $\,$  C, min and max specified over the full recommeded operating temperature range,  $AV_{DD}$  = DRV<sub>DD</sub> = 3.3 V, sampling rate = 80 MSPS, 50% clock duty cycle, 3-V<sub>PP</sub> differential clock, and  $C_{LOAD}$  = 10 pF, unless otherwise noted

PARAMETER	DESCRIPTION	MIN	TYP	MAX	UNIT
Wakeup time	Time to valid data after coming out of software power down			1000	Clock
wакеир time	Time to valid data after stopping and restarting the clock			1000	cycles
Latency	Time for a sample to propagate to the ADC outputs		17.5		Clock cycles

#### **RESET TIMING CHARACTERISTICS**

Typical values given at  $T_A = 25$  C, min and max specified over the full recommended operating temperature range,  $AV_{DD} = DRV_{DD} = 3.3 \text{ V}$ , and  $3\text{-V}_{PP}$  differential clock, unless otherwise noted

	PARAMETER	DESCRIPTION	MIN	TYP	MAX	UNIT
Swi	tching Specification					
t <sub>1</sub>	Power-on delay	Delay from power-on of AV <sub>DD</sub> and DRV <sub>DD</sub> to RESET pulse active	10			ms
t <sub>2</sub>	Reset pulse width	Pulse width of active RESET signal	2			μs
t <sub>3</sub>	Register write delay	Delay from RESET disable to SEN active	2			μs
	Power-up time	Delay from power-up of AV <sub>DD</sub> and DRV <sub>DD</sub> to output stable		40		ms




Figure 2. Reset Timing Diagram

#### SERIAL PROGRAMMING INTERFACE CHARACTERISTICS

The ADS5522 has a three-wire serial interface. The device latches serial data SDATA on the falling edge of serial clock SCLK when SEN is active.

- Serial shift of bits is enabled when SEN is low. SCLK shifts serial data at the falling edge.
- Minimum width of data stream for a valid loading is 16 clocks.
- Data is loaded at every 16th SCLK falling edge while SEN is low.
- In case the word length exceeds a multiple of 16 bits, the excess bits are ignored.
- Data can be loaded in multiples of 16-bit words within a single active SEN pulse.
- The first 4-bit nibble is the address of the register while the last 12 bits are the register contents.



# **SERIAL PROGRAMMING INTERFACE CHARACTERISTICS (continued)**




Figure 3. DATA Communication is 2-Byte, MSB First




Figure 4. Serial Programming Interface Timing Diagram

**Table 1. Serial Programming Interface Timing Characteristics** 

SYMBOL	PARAMETER	MIN <sup>(1)</sup>	TYP <sup>(1)</sup>	MAX <sup>(1)</sup>	UNIT
t <sub>SCLK</sub>	SCLK period	50			ns
t <sub>WSCLK</sub>	SCLK duty cycle	25%	50%	75%	
t <sub>SLOADS</sub>	SEN to SCLK setup time	8			ns
t <sub>SLOADH</sub>	SCLK to SEN hold time	6			ns
t <sub>DS</sub>	Data setup time	8			ns
t <sub>DH</sub>	Data hold time	6			ns

(1) Typ, min, and max values are characterized, but not production tested.

# Table 2. Serial Register Table<sup>(1)</sup>

А3	A2	<b>A</b> 1	Α0	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	DESCRIPTION		
					TP<1	TP<0										Test Mode		
					>	>												
1	1	1	0	0	0	0	0	0	0	0	0	0	0	Χ	0 Normal mode of operation			
1	1	1	0	0	0	1	0	0	0	0	0	0	0	Χ	0	All outputs forced to 0 <sup>(2)</sup>		
1	1	1	0	0	1	0	0	0	0	0	0	0	0	Χ	0	All outputs forced to 1 <sup>(2)</sup>		
1	1	1	0	0	1	1	0	0	0	0	0	0	0	Χ	0	Each output bit toggles between 0 and 1. (2)(3)		
				PDN												Power Down		
1	1	1	1	0	0	0	0	0	0	0	0	0	0	Х	0	Normal mode of operation		
1	1	1	1	1	0	0	0	0	0	0	0	0	0	Х	0	Device is put in power-down (low-current) mode.		

<sup>(1)</sup> The register contents default to the appropriate setting for normal operation up on RESET.

<sup>(2)</sup> The patterns given are applicable to the straight offset binary output format. If two's complement output format is selected, the test mode outputs will be the binary two's complement equivalent of these patterns as described in the Output Information section.

<sup>(3)</sup> While each bit toggles between 1 and 0 in this mode, there is no assured phase relationship between the data bits D0 through D11. For example, when D0 is a 1, D1 in not assured to be a 0, and vice versa.




# Table 3. Data Format Select (DFS) Table

DFS-PIN VOLTAGE (V <sub>DFS</sub> )	DATA FORMAT	CLOCK OUTPUT POLARITY				
$V_{DFS} < \frac{2}{12} \times AV_{DD}$	Straight Binary	Data valid on rising edge				
$\frac{4}{12} \times AV_{DD} < V_{DFS} < \frac{5}{12} \times AV_{DD}$	Two's Complement	Data valid on rising edge				
$\frac{7}{12} \times AV_{DD} < V_{DFS} < \frac{8}{12} \times AV_{DD}$	Straight Binary	Data valid on falling edge				
$V_{DFS} > \frac{10}{12} \times AV_{DD}$	Two's Complement	Data valid on falling edge				

# **PIN CONFIGURATION**

# PAP PACKAGE (TOP VIEW)





#### **PIN ASSIGNMENTS**

TE	RMINAL	NO. OF		
NAME	NO.	PINS	I/O	DESCRIPTION
$AV_{DD}$	5, 7, 9, 15, 22, 24, 26, 28, 33, 34, 37, 39	12	I	Analog power supply
A <sub>GND</sub>	6, 8, 12–14, 16, 18, 21, 23, 25, 27, 32, 36, 38	14	ı	Analog ground
DRV <sub>DD</sub>	49, 58	2	I	Output driver power supply
DR <sub>GND</sub>	1, 42, 48, 50, 57, 59	6	I	Output driver ground
NC	44, 45	2	_	Not connected
INP	19	1	I	Differential analog input (positive)
INM	20	1	I	Differential analog input (negative)
REFP	29	1	0	Reference voltage (positive); 1- F capacitor in series with a 1-Ω resistor to GND
REFM	30	1	0	Reference voltage (negative); 1- F capacitor in series with a 1-Ω resistor to GND
IREF	31	1	I	Current set; 56.2-kΩ resistor to GND; do not connect capacitors
СМ	17	1	0	Common-mode output voltage
RESET	35	1	I	Reset (active high), Internal 200-k $\Omega$ resistor to $\text{AV}_{\text{DD}}^{(1)}$
OE	41	1	I	Output enable (active high) <sup>(2)</sup>
DFS	40	1	I	Data format and clock out polarity select <sup>(3)(2)</sup>
CLKP	10	1	I	Data converter differential input clock (positive)
CLKM	11	1	I	Data converter differential input clock (negative)
SEN	4	1	I	Serial interface chip select <sup>(2)</sup>
SDATA	3	1	I	Serial interface data <sup>(2)</sup>
SCLK	2	1	I	Serial interface clock <sup>(2)</sup>
D0 (LSB) to D11 (MSB)	46, 47, 51–56, 60-63	14	0	Parallel data output
OVR	64	1	0	Over-range indicator bit
CLKOUT	43	1	0	CMOS clock out in sync with data

<sup>(1)</sup> If RESET pin is unused, it must be tied to AGND and serial interface should be used to reset the device. See the serial programming interface section for details.

Pins OE, DFS, SEN, SDATA, and SCLK have internal clamping diodes to the DRVDD supply. Any external circuit driving these pins must also run off the same supply voltage as DRVDD.

(3) Table 3 defines the voltage levels for each mode selectable via the DFS pin.



#### **DEFINITION OF SPECIFICATIONS**

#### **Analog Bandwidth**

The analog input frequency at which the power of the fundamental is reduced by 3 dB with respect to the low frequency value.

#### **Aperture Delay**

The delay in time between the falling edge of the input sampling clock and the actual time at which the sampling occurs.

#### **Aperture Uncertainty (Jitter)**

The sample-to-sample variation in aperture delay.

# **Clock Pulse Width/Duty Cycle**

The duty cycle of a clock signal is the ratio of the time the clock signal remains at a logic high (clock pulse width) to the period of the clock signal. Duty cycle is typically expressed as a percentage. A perfect differential sine wave clock results in a 50% duty cycle.

#### **Maximum Conversion Rate**

The maximum sampling rate at which certified operation is given. All parametric testing is performed at this sampling rate unless otherwise noted.

#### **Minimum Conversion Rate**

The minimum sampling rate at which the ADC functions.

#### **Differential Nonlinearity (DNL)**

An ideal ADC exhibits code transitions at analog input values spaced exactly 1 LSB apart. The DNL is the deviation of any single step from this ideal value, measured in units of LSBs.

#### Integral Nonlinearity (INL)

The INL is the deviation of the ADC's transfer function from a best fit line determined by a least squares curve fit of that transfer function, measured in units of LSBs.

#### **Gain Error**

The gain error is the deviation of the ADC's actual input full-scale range from its ideal value. The gain error is given as a percentage of the ideal input full-scale range. Gain error does not account for variations in the internal reference voltages (see the *Electrical Specifications* section for limits on the variation of  $V_{(REFP)}$  and  $V_{(REFM)}$ ).

#### Offset Error

The offset error is the difference, given in number of LSBs, between the ADC's actual average idle channel output code and the ideal average idle channel output code. This quantity is often mapped into mV.

#### **Temperature Drift**

The temperature drift coefficient (with respect to gain error and offset error) specifies the change per degree Celsius of the parameter from  $T_{MIN}$  to  $T_{MAX}$ . It is calculated by dividing the maximum deviation of the parameter across the  $T_{MIN}$  to  $T_{MAX}$  range by the difference ( $T_{MAX} - T_{MIN}$ ).

#### Signal-to-Noise Ratio (SNR)

SNR is the ratio of the power of the fundamental ( $P_S$ ) to the noise floor power ( $P_N$ ), excluding the power at DC and the first eight harmonics.

$$SNR = 10Log_{10} \frac{P_S}{P_N}$$
 (1)

SNR is either given in units of dBc (dB to carrier) when the absolute power of the fundamental is used as the reference, or dBFS (dB to full scale) when the power of the fundamental is extrapolated to the converter's full-scale range.

#### Signal-to-Noise and Distortion (SINAD)

SINAD is the ratio of the power of the fundamental  $(P_S)$  to the power of all the other spectral components including noise  $(P_N)$  and distortion  $(P_D)$ , but excluding dc.

$$SINAD = 10Log_{10} \frac{P_S}{P_N + P_D}$$
 (2)

SINAD is either given in units of dBc (dB to carrier) when the absolute power of the fundamental is used as the reference, or dBFS (dB to full scale) when the power of the fundamental is extrapolated to the converter's full-scale range.

#### **Effective Number of Bits (ENOB)**

The ENOB is a measure of a converter's performance as compared to the theoretical limit based on quantization noise.

$$ENOB = \frac{SINAD - 1.76}{6.02}$$
 (3)

#### **Total Harmonic Distortion (THD)**

THD is the ratio of the power of the fundamental ( $P_S$ ) to the power of the first eight harmonics ( $P_D$ ).

$$THD = 10Log_{10} \frac{P_S}{P_D}$$
 (4)

THD is typically given in units of dBc (dB to carrier).



#### Spurious-Free Dynamic Range (SFDR)

The ratio of the power of the fundamental to the highest other spectral component (either spur or harmonic). SFDR is typically given in units of dBc (dB to carrier).

#### Two-Tone Intermodulation Distortion (IMD3)

IMD3 is the ratio of the power of the fundamental (at frequencies  $f_1$  and  $f_2$ ) to the power of the worst spectral component at either frequency  $2f_1 - f_2$  or  $2f_2 - f_1$ . IMD3 is either given in units of dBc (dB to carrier) when the absolute power of the fundamental is used as the reference, or dBFS (dB to full scale) when the power of the fundamental is extrapolated to the converter's full-scale range.

#### DC Power Supply Rejection Ration (DC PSRR)

The DC PSSR is the ratio of the change in offset error to a change in analog supply voltage. The DC PSRR is typically given in units of mV/V.

#### **Reference Error**

The reference error is the variation of the actual reference voltage  $(V_{(REFP)} - V_{(REFM)})$  from its ideal value. The reference error is typically given as a percentage.

#### **Voltage Overload Recovery Time**

The voltage overload recovery time is defined as the time required for the ADC to recover to within 1% of the full-scale range in response to an input voltage overload of 10% beyond the full-scale range.



0

5

15

f - Frequency

Figure 9.


20

25

- MHz

# **TYPICAL CHARACTERISTICS**

Typical values given at  $T_A = 25$  C,  $AV_{DD} = DRV_{DD} = 3.3$  V, sampling rate = 80 MSPS, 50% clock duty cycle, 3-Vpp differential clock, and -1 dBFS differential input, unless otherwise noted



35

40

0

5 10

20

f - Frequency - MHz

Figure 10.

25

30

35

40



Typical values given at  $T_A = 25~$  C,  $AV_{DD} = DRV_{DD} = 3.3~$ V, sampling rate = 80 MSPS, 50% clock duty cycle, 3-Vpp differential clock, and -1 dBFS differential input, unless otherwise noted




Figure 11.




Figure 13.





Figure 15.



f – Frequency – MHz

Figure 12.




Figure 14.




Figure 16.



Typical values given at  $T_A$  = 25  $\,$  C,  $AV_{DD}$  =  $DRV_{DD}$  = 3.3 V, sampling rate = 80 MSPS, 50% clock duty cycle, 3-Vpp differential clock, and -1 dBFS differential input, unless otherwise noted




Figure 17.




Figure 18.




Figure 19.




Figure 20.




Figure 21.




Figure 22.



Typical values given at  $T_A = 25~$  C,  $AV_{DD} = DRV_{DD} = 3.3~$ V, sampling rate = 80 MSPS, 50% clock duty cycle, 3-Vpp differential clock, and -1 dBFS differential input, unless otherwise noted




Figure 23.




Figure 25.




Figure 27.






Figure 24.

# POWER DISSIPATION vs SAMPLE RATE




Figure 26.

# AC PERFORMANCE vs INPUT AMPLITUDE




Figure 28.



Typical values given at  $T_A$  = 25  $\,$  C,  $AV_{DD}$  =  $DRV_{DD}$  = 3.3 V, sampling rate = 80 MSPS, 50% clock duty cycle, 3-Vpp differential clock, and -1 dBFS differential input, unless otherwise noted




Figure 29.




Figure 31.




Figure 33.




Figure 30.




Figure 32.





Figure 34.



# **TYPICAL CHARACTERISTICS**


Typ, min, max values at  $T_A = 25\,$  C, full temperature range is  $T_{MIN} = -40\,$  C to  $T_{MAX} = 85\,$  C,  $AV_{DD} = DRV_{DD} = 3.3\,$ V, sampling rate = 80 MSPS, 50% clock duty cycle, 3-Vpp differential clock, and -1 dBFS differential input, unless otherwise noted



18



Typ, min, max values at  $T_A = 25\,$  C, full temperature range is  $T_{MIN} = -40\,$  C to  $T_{MAX} = 85\,$  C,  $AV_{DD} = DRV_{DD} = 3.3\,$  V, sampling rate = 80 MSPS, 50% clock duty cycle, 3-Vpp differential clock, and -1 dBFS differential input, unless otherwise noted





#### **APPLICATION INFORMATION**


#### THEORY OF OPERATION

The ADS5522 is a low-power, 12-Bit, 80 MSPS, CMOS, switched capacitor, pipeline ADC that operates from a single 3.3-V supply. The conversion process is initiated by a falling edge of the external input clock. Once the signal is captured by the input S&H, the input sample is sequentially converted by a series of small resolution stages, with the outputs combined in a digital correction logic block. Both the rising and the falling clock edges are used to propagate the sample through the pipeline every half

clock cycle. This process results in a data latency of 17.5 clock cycles, after which the output data is available as a 12-bit parallel word, coded in either straight offset binary or binary two's complement format.

#### INPUT CONFIGURATION

The analog input for the ADS5522 consists of a differential sample-and-hold architecture implemented using the switched capacitor technique shown in Figure 37.



NOTE: All Switches are ON in sampling phase which is approximately one half of a clock period.

Figure 37. Analog Input Stage



This differential input topology produces a high level of ac-performance for high sampling rates. It also results in a very high usable input bandwidth, especially important for high intermediate-frequency (IF) or undersampling applications. The ADS5522 requires each of the analog inputs (INP, INM) to be externally biased around the common-mode level of the internal circuitry (CM, pin 17). For a full-scale differential input, each of the differential lines of the input signal (pins 19 and 20) swings symmetrically between CM + 0.575 V and CM -0.575 V. This means that each input is driven with a signal of up to CM 0.575 V, so that each input has a maximum differential signal of 1.15 V<sub>PP</sub> for a total differential input signal swing of 2.3 V<sub>PP</sub>. The maximum swing is determined by the two reference voltages, the top reference (REFP, pin 29), and the bottom reference (REFM, pin 30).

The ADS5522 obtains optimum performance when the analog inputs are driven differentially. The circuit shown in Figure 38 illustrates one possible configuration using an RF transformer.




Figure 38. Transformer Input to Convert Single-Ended Signal to Differential Signal

The single-ended signal is fed to the primary winding of an RF transformer. Since the input signal must be biased around the common-mode voltage of the internal circuitry, the common-mode voltage ( $V_{CM}$ ) from the ADS5522 is connected to the center-tap of the secondary winding. To ensure a steady low-noise  $V_{CM}$  reference, best performance is attained when the CM output (pin 17) is filtered to ground with a 0.1- $\mu$ F and 0.001- $\mu$ F low-inductance capacitors,

Output  $V_{CM}$  (pin 17) is designed to directly drive the ADC input. When providing a custom CM level, be aware that the input structure of the ADC sinks a common-mode current in the order of 400  $\mu$ A (200  $\mu$ A per input) at 80 MSPS. Equation 5 describes the dependency of the common-mode current and the sampling frequency:

$$\frac{400 \,\mu\text{A} \,\,\text{x} \,\,\text{f}_{\text{S}} \,(\text{in MSPS})}{80}$$

Where:

 $f_S > 2MSPS$ .

This equation helps to design the output capability and impedance of the driving circuit accordingly.

When it is necessary to buffer or apply a gain to the incoming analog signal, it is possible to combine single-ended operational amplifiers with an RF transformer, or to use a differential input/output amplifier without a transformer, to drive the input of the ADS5522. Texas Instruments offers a wide selection of single-ended operational amplifiers (including the THS3201, THS3202, OPA847, and OPA695) that can be selected depending on the application. An RF gain block amplifier, such as TI'ss THS9001, can also be used with an RF transformer for high input frequency applications. The THS4503 is a recommended differential input/output amplifier. Table 4 lists the recommended amplifiers.

When using single-ended operational amplifiers (such as the THS3201, THS3202, OPA847, or OPA695) to provide gain, a three-amplifier circuit is recommended with one amplifier driving the primary of an RF transformer and one amplifier in each of the legs of the secondary driving the two differential inputs of the ADS5522. These three amplifier circuits minimize even-order harmonics. For high frequency inputs, an RF gain block amplifier can be used to drive a transformer primary; in this case, the transformer secondary connections can drive the input of the ADS5522 directly, as shown in Figure 38, or with the addition of the filter circuit shown in Figure 39.

Figure 39 illustrates how R<sub>IN</sub> and C<sub>IN</sub> can be placed to isolate the signal source from the switching inputs of the ADC and to implement a low-pass RC filter to limit the input noise in the ADC. It is recommended that these components be included in the ADS5522 circuit layout when any of the amplifier circuits discussed previously are used. The components allow fine-tuning of the circuit performance. Any mismatch between the differential lines of the ADS5522 input produces a degradation performance at high input frequencies, mainly characterized by an increase in the even-order harmonics. In this case, special care should be taken to keep as much electrical symmetry as possible between both inputs.

Another possible configuration for lower-frequency signals is the use of differential input/output amplifiers that can simplify the driver circuit for applications requiring dc-coupling of the input. Flexible in their configurations (see Figure 40), such amplifiers can be used for single-ended-to-differential conversion signal amplification.

(5)



Table 4. Recommended Amplifiers to Drive the Input of the ADS5522

INPUT SIGNAL FREQUENCY	RECOMMENDED AMPLIFIER	TYPE OF AMPLIFIER	USE WITH TRANSFORMER?			
DC to 20 MHz	THS4503	Differential In/Out Amp	No			
DC to 50 MHz	OPA847	Operational Amp	Yes			
DC to 100 MHz	THS4509	Differential In/Out Amp	No			
	OPA695	Operational Amp	Yes			
10 MHz to 120 MHz	THS3201	Operational Amp	Yes			
	THS3202	Operational Amp	Yes			
Over 100 MHz	THS9001	RF Gain Block	Yes			




Figure 39. Converting a Single-Ended Input Signal to a Differential Signal Using an RF Transformer






Figure 40. Using the THS4503 with the ADS5522



#### **POWER-SUPPLY SEQUENCE**

The preferred power-up sequence is to ramp  $AV_{DD}$  first, followed by  $DRV_{DD}$ , including a simultaneous ramp of  $AV_{DD}$  and  $DRV_{DD}$ . In the event that  $DRV_{DD}$  ramps up first in the system, care must be taken to ensure that  $AV_{DD}$  ramps up within 10 ms. Optionally, it is recommended to put a 2-k $\Omega$  resistor from REFP (pin 29) to AVDD as shown in Figure 41. This helps to make the device more robust to power supply ramp-up timings.




Figure 41. Power-Up Sequence

#### **POWER-DOWN**

The device enters power-down in one of two ways: either by reducing the clock speed or by setting the PDN bit throught the serial programming interface. Using the reduced clock speed, power-down may be initiated for clock frequency below 2 MSPS. The exact frequency at which the power down occurs varies from device to device.

Using the serial interface PDN bit to power down the device places the outputs in a high-impedance state and only the internal reference remains on to reduce the power-up time. The power-down mode reduces power dissipation to approximately 180 mW.

#### REFERENCE CIRCUIT

The ADS5522 has built-in internal reference generation, requiring no external circuitry on the printed circuit board (PCB). For optimum performance, it is best to connect both REFP and REFM to ground with a 1- $\mu$ F decoupling capacitor (the 1- $\Omega$  resistor shown in Figure 42 is optional). In addition, an external 56.2-k $\Omega$  resistor should be

connected from IREF (pin 31) to AGND to set the proper current for the operation of the ADC, as shown in Figure 42. No capacitor should be connected between pin 31 and ground; only the 56.2-k $\Omega$  resistor should be used.




Figure 42. REFP, REFM, and IREF Connections for Optimum Performance

#### **CLOCK INPUT**

The ADS5522 clock input can be driven with either a differential clock signal or a single-ended clock input, with little or no difference in performance between both configurations. The common-mode voltage of the clock inputs is set internally to CM (pin 17) using internal 5-k $\Omega$  resistors that connect CLKP (pin 10) and CLKM (pin 11) to CM (pin 17), as shown in Figure 43.




Figure 43. Clock Inputs



When driven with a single-ended CMOS clock input, it is best to connect CLKM (pin 11) to ground with a 0.01- $\mu$ F capacitor, while CLKP is ac-coupled with a 0.01- $\mu$ F capacitor to the clock source, as shown in Figure 44.




Figure 44. AC-Coupled, Single-Ended Clock Input

The ADS5522 clock input can also be driven differentially, reducing susceptibility to common-mode noise. In this case, it is best to connect both clock inputs to the differential input clock signal with 0.01- $\mu F$  capacitors, as shown in Figure 45.




Figure 45. AC-Coupled, Differential Clock Input

For high input frequency sampling, it is recommended to use a clock source with low jitter. Additionally, the internal ADC core uses both edges of the clock for the conversion process. This means that, ideally, a 50% duty cycle should be provided. Figure 46 shows the performance variation of the ADC versus clock duty cycle.




Figure 46. AC Performance vs Clock Duty Cycle

Bandpass filtering of the source can help produce a 50% duty cycle clock and reduce the effect of iitter. When using a sinusoidal clock, the clock jitter further improves as the amplitude is increased. In that sense, using a differential clock allows for the use of larger amplitudes without exceeding the supply rails and absolute maximum ratings of the ADC clock input. Figure 47 shows the performance variation of the device versus input clock amplitude. For detailed clocking schemes based transformer on PECL-level clocks, see the ADS5522EVM User's Guide (SLWU010), available for download from www.ti.com.




Figure 47. AC Performance vs Clock Amplitude



#### **OUTPUT INFORMATION**

The ADC provides 12 data outputs (D11 to D0, with D11 being the MSB and D0 the LSB), a data-ready signal (CLKOUT, pin 43), and an out-of-range indicator (OVR, pin 64) that equals 1 when the output reaches the full-scale limits.

Two different output formats (straight offset binary or two's complement) and two different output clock polarities (latching output data on rising or falling edge of the output clock) can be selected by setting DFS (pin 40) to one of four different voltages. Table 3 details the four modes. In addition, output enable control (OE, pin 41, active high) is provided to put the outputs into a high-impedance state.

In the event of an input voltage overdrive, the digital outputs go to the appropriate full-scale level. For a positive overdrive, the output code is 0xFFF in straight offset binary output format and 0x7FF in two's complement output format. For a negative input overdrive, the output code is 0x000 in straight offset binary output format and 0x800 in two's complement output format. These outputs to an overdrive signal are ensured through design and characterization.

The output circuitry of the ADS5522, by design, minimizes the noise produced by the data switching transients, and, in particular, its coupling to the ADC analog circuitry. Output D2 (pin 51) senses the load capacitance and adjusts the drive capability of all the output pins of the ADC to maintain the same output slew rate described in the timing diagram of Figure 1. Care should be taken to ensure that all output lines (including CLKOUT) have nearly the same load as D2 (pin 51). This circuit also reduces the sensitivity of the output timing versus supply voltage or temperature. Placing external resistors in series with the outputs is *not* recommended.

The timing characteristics of the digital outputs change for sampling rates below the 80 MSPS maximum sampling frequency. Table 5 and Table 6 show the values of various timing parameters at lower sampling frequencies.

To use the input clock as the data capture clock, it is necessary to delay the input clock by a delay,  $t_{\rm d}$ , that results in the desired setup or hold time. Use either of the following equations to calculate the value of  $t_{\rm d}$ .

Desired setup time =  $t_d - t_{START}$ Desired hold time =  $t_{FND} - t_d$ 

**Table 5. Timing Characteristics at Additional Sampling Frequencies** 

f <sub>S</sub>	t <sub>su</sub> (ns)			t <sub>h</sub> (ns)		t <sub>START</sub> (ns)			t <sub>END</sub> (ns)			t <sub>r</sub> (ns)			t <sub>f</sub> (ns)			
(MSPS)	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX
65	4.7	6.0		2.1	3.1			2.4	4.2	8.3	12.0			6.6	7.2		5.5	6.4
40	8.5	11		2.8	3.5			-1	1.5	8.9	14.5			7.5	8		7.3	7.8
20	17	25.7		2.5	4.7			-9.8	2	9.5	21.6			7.5	8		7.6	8
10	27	51		4	6.5			-30	-3	11.5	31							
2	284	370		8	19			185	320	515	576			50	82		75	150

**Table 6. Timing Characteristics at Additional Sampling Frequencies** 

f <sub>S</sub> (MSPS)	CLK	OUT, Rise t <sub>r</sub> (ns)	Time	CLKOUT, Fall Time t <sub>f</sub> (ns)			CLKO	JT Jitter, Pea t <sub>JIT</sub> (ps)	k-to-Peak	Input-to-Output Clock Delay t <sub>PDI</sub> (ns)			
(IVISES)	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
65		3.1	3.5		2.6	2.9		260	380	7.8	8.5	9.4	
40		4.8	5.3		4	4.4		445	650	9.5	10.4	11.4	
20		8.3	9.5		7.6	8.2		800	1200	13	15.5	18	
10										16	20.7	25.5	
2		31	52		36	65		2610	4400	537	551	567	



#### SERIAL PROGRAMMING INTERFACE

The ADS5522 has internal registers for the programming of some of the modes described in the previous sections. The registers should be reset after power-up by applying a 2  $\mu s$  (minimum) high pulse on RESET (pin 35); this also resets the entire ADC and sets the data outputs to low. This pin has a 200-k $\Omega$  internal pullup resistor to  $AV_{DD}$ . The programming is done through a three-wire interface.

Table 2 shows the different modes and the bit values to be written to the register to enable them.

Note that some of these modes may modify the standard operation of the device and possibly vary the performance with respect to the typical data shown in this data sheet.

Applying a RESET signal is absolutely essential to set the internal registers to their default states for normal operation. If the hardware RESET function is not used in the system, the RESET pin must be tied to ground and it is necessary to write the default values to the internal registers through the serial programming interface. The registers must be written in the following order.

Write 9000h (Address 9, Data 000)

Write A000h (Address A, Data 000)

Write B000h (Address B, Data 000)

Write C000h (Address C, Data 000)

Write D000h (Address D, Data 000)

Write E000h (Address E, Data 804)

Write 0000h (Address 0, Data 000)

Write 1000h (Address 1, Data 000)

Write F000h (Address F, Data 000)

#### NOTE:

This procedure is only required if a RESET pulse is not provided to the device.

#### PowerPAD PACKAGE

The PowerPAD package is a thermally enhanced standard size IC package designed to eliminate the use of bulky heatsinks and slugs traditionally used in thermal packages. This package can be easily mounted using standard printed circuit board (PCB) assembly techniques and can be removed and replaced using standard repair procedures.

The PowerPAD package is designed so that the lead frame die pad (or thermal pad) is exposed on the bottom of the IC. This provides a low thermal resistance path between the die and the exterior of the package. The thermal pad on the bottom of the IC can then be soldered directly to the printed circuit board (PCB), using the PCB as a heatsink.

#### **Assembly Process**

- Prepare the PCB top-side etch pattern including etch for the leads as well as the thermal pad as illustrated in the *Mechanical Data* section. The recommended thermal pad dimension is 8 mm x 8 mm.
- 2. Place a 5-by-5 array of thermal vias in the thermal pad area. These holes should be 13 mils in diameter. The small size prevents wicking of the solder through the holes.
- It is recommended to place a small number of 25 mil diameter holes under the package, but outside the thermal pad area to provide an additional heat path.
- 4. Connect all holes (both those inside and outside the thermal pad area) to an internal copper plane (such as a ground plane).
- Do not use the typical web or spoke via connection pattern when connecting the thermal vias to the ground plane. The spoke pattern increases the thermal resistance to the ground plane.
- The top-side solder mask should leave exposed the terminals of the package and the thermal pad area.
- 7. Cover the entire bottom side of the PowerPAD vias to prevent solder wicking.
- 8. Apply solder paste to the exposed thermal pad area and all of the package terminals.

For more detailed information regarding the PowerPAD package and its thermal properties, see either the application brief SLMA004B (*PowerPAD Made Easy*) or technical brief SLMA002 (*PowerPAD Thermally Enhanced Package*).



# **ADS5522 Revision history**

Revision	Date	Description
Α	02/05	Production data sheet released
В	04/06	Added notes regarding the input voltage overstress requirements in the absolute max ratings table
		Changed minimum recommended sampling rate to 2 MSPS
		Clarified the Electrical Characteristics measurement conditions
		Added min V <sub>OH</sub> and max V <sub>OL</sub> specifications
		Added data valid with respect to the input clock, output clock jitter, wakeup time, output clock rise and fall time and clock propagation delay timings
		Clarified output capture test modes in Table 2
		Updated the definitions section
		Clarified measurement conditions for the specifications plots
		Updated the Power Down section to reflect the newly specified 2 MSPS minimum sampling rate
		Timings specified at various sampling speeds in Table 5 and Table 6
		Information added in pin assignment table for pins RESET, OE, SEN, SDATA and SCLK
		Removed the input voltage stress section
		In serial programming section, note added about mandatory RESET
		Latency spec corrected in timing diagram and timing table to 17.5 clocks
С	02/07	Added min/max spec for offset and gain error

www.ti.com 23-May-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
ADS5522IPAP	Active	Production	HTQFP (PAP)   64	160   JEDEC TRAY (10+1)	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	ADS5522I
ADS5522IPAP.A	Active	Production	HTQFP (PAP)   64	160   JEDEC TRAY (10+1)	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	ADS5522I

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



www.ti.com 23-May-2025

#### **TRAY**



Chamfer on Tray corner indicates Pin 1 orientation of packed units.

#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	Unit array matrix	Max temperature (°C)	L (mm)	W (mm)	Κ0 (μm)	P1 (mm)	CL (mm)	CW (mm)
ADS5522IPAP	PAP	HTQFP	64	160	8 x 20	150	315	135.9	7620	15.2	13.1	13
ADS5522IPAP.A	PAP	HTQFP	64	160	8 x 20	150	315	135.9	7620	15.2	13.1	13

#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated