

Quad/Octal, Simultaneous Sampling, 24-Bit Analog-to-Digital Converters

Check for Samples: [ADS1274](#), [ADS1278](#)

FEATURES

- **Simultaneously Measure Four/Eight Channels**
- **Up to 144kSPS Data Rate**
- **AC Performance:**
70kHz Bandwidth
111dB SNR (High-Resolution Mode)
–108dB THD
- **DC Accuracy:**
0.8 μ V/°C Offset Drift
1.3ppm/°C Gain Drift
- **Selectable Operating Modes:**
High-Speed: 144kSPS, 106dB SNR
High-Resolution: 52kSPS, 111dB SNR
Low-Power: 52kSPS, 31mW/ch
Low-Speed: 10kSPS, 7mW/ch
- **Linear Phase Digital Filter**
- **SPI™ or Frame-Sync Serial Interface**
- **Low Sampling Aperture Error**
- **Modulator Output Option (digital filter bypass)**
- **Analog Supply: 5V**
- **Digital Core: 1.8V**
- **I/O Supply: 1.8V to 3.3V**

APPLICATIONS

- **Vibration/Modal Analysis**
- **Multi-Channel Data Acquisition**
- **Acoustics/Dynamic Strain Gauges**
- **Pressure Sensors**



DESCRIPTION

Based on the single-channel [ADS1271](#), the ADS1274 (quad) and ADS1278 (octal) are 24-bit, delta-sigma ($\Delta\Sigma$) analog-to-digital converters (ADCs) with data rates up to 144k samples per second (SPS), allowing simultaneous sampling of four or eight channels. The devices are offered in identical packages, permitting drop-in expandability.

Traditionally, industrial delta-sigma ADCs offering good drift performance use digital filters with large passband droop. As a result, they have limited signal bandwidth and are mostly suited for dc measurements. High-resolution ADCs in audio applications offer larger usable bandwidths, but the offset and drift specifications are significantly weaker than respective industrial counterparts. The ADS1274 and ADS1278 combine these types of converters, allowing high-precision industrial measurement with excellent dc and ac specifications.

The high-order, chopper-stabilized modulator achieves very low drift with low in-band noise. The onboard decimation filter suppresses modulator and signal out-of-band noise. These ADCs provide a usable signal bandwidth up to 90% of the Nyquist rate with less than 0.005dB of ripple.

Four operating modes allow for optimization of speed, resolution, and power. All operations are controlled directly by pins; there are no registers to program. The devices are fully specified over the extended industrial range (–40°C to +105°C) and are available in an HTQFP-64 PowerPAD™ package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments, Inc.

SPI is a trademark of Motorola, Inc.

All other trademarks are the property of their respective owners.



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ORDERING INFORMATION

For the most current package and ordering information, see the Package Option Addendum at the end of this document, or visit the device product folder at www.ti.com.

ABSOLUTE MAXIMUM RATINGS

Over operating free-air temperature range unless otherwise noted⁽¹⁾

		ADS1274, ADS1278	UNIT
AVDD to AGND		–0.3 to +6.0	V
DVDD, IOVDD to DGND		–0.3 to +3.6	V
AGND to DGND		–0.3 to +0.3	V
Input current	Momentary	100	mA
	Continuous	10	mA
Analog input to AGND		–0.3 to AVDD + 0.3	V
Digital input or output to DGND		–0.3 to IOVDD + 0.3	V
Maximum junction temperature		+150	°C
Operating temperature range	ADS1274	–40 to +125	°C
	ADS1278	–40 to +105	°C
Storage temperature range		–60 to +150	°C

- (1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.

ELECTRICAL CHARACTERISTICS

All specifications at $T_A = -40^{\circ}\text{C}$ to $+105^{\circ}\text{C}$, $\text{AVDD} = +5\text{V}$, $\text{DVDD} = +1.8\text{V}$, $\text{IOVDD} = +3.3\text{V}$, $f_{\text{CLK}} = 27\text{MHz}$, $\text{VREFP} = 2.5\text{V}$, $\text{VREFN} = 0\text{V}$, and all channels active, unless otherwise noted.

PARAMETER		TEST CONDITIONS	ADS1274, ADS1278			UNIT
			MIN	TYP	MAX	
ANALOG INPUTS						
Full-scale input voltage (FSR ⁽¹⁾)		V _{IN} = (AINP – AINN)		±V _{REF}		V
Absolute input voltage		AINP or AINN to AGND	AGND – 0.1		AVDD + 0.1	V
Common-mode input voltage (V _{CM})		V _{CM} = (AINP + AINN)/2		2.5		V
Differential input impedance	High-Speed mode			14		kΩ
	High-Resolution mode			14		kΩ
	Low-Power mode			28		kΩ
	Low-Speed mode			140		kΩ
DC PERFORMANCE						
Resolution		No missing codes	24			Bits
Data rate (f _{DATA})	High-Speed mode ⁽²⁾	f _{CLK} = 37MHz		144,531		SPS ⁽³⁾
		f _{CLK} = 32.768MHz		128,000		SPS
		f _{CLK} = 27MHz		105,469		SPS
	High-Resolution mode			52,734		SPS
	Low-Power mode			52,734		SPS
	Low-Speed mode			10,547		SPS
Integral nonlinearity (INL) ⁽⁴⁾		Differential input, V _{CM} = 2.5V		±0.0003	±0.0012	% FSR ⁽¹⁾
Offset error				0.25	2	mV
Offset drift				0.8		μV/°C
Gain error				0.1	0.5	% FSR
Gain drift				1.3		ppm/°C
Noise	High-Speed mode	Shorted input		8.5	16	μV, rms
	High-Resolution mode	Shorted input		5.5	12	μV, rms
	Low-Power mode	Shorted input		8.5	16	μV, rms
	Low-Speed mode	Shorted input		8.0	16	μV, rms
Common-mode rejection		f _{CM} = 60Hz	90	108		dB
Power-supply rejection	AVDD	f _{PS} = 60Hz		80		dB
	DVDD			85		dB
	IOVDD			105		dB
V _{COM} output voltage		No load		AVDD/2		V

(1) $\text{FSR} = \text{full-scale range} = 2V_{\text{REF}}$.

(2) $f_{\text{CLK}} = 37\text{MHz}$ max for High-Speed mode, and 27MHz max for all other modes. See Table 7 for f_{CLK} restrictions in High-Speed mode.

(3) SPS = samples per second.

(4) Best fit method.

ELECTRICAL CHARACTERISTICS (continued)

All specifications at $T_A = -40^\circ\text{C}$ to $+105^\circ\text{C}$, $AVDD = +5\text{V}$, $DVDD = +1.8\text{V}$, $IOVDD = +3.3\text{V}$, $f_{\text{CLK}} = 27\text{MHz}$, $V_{\text{REFP}} = 2.5\text{V}$, $V_{\text{REFN}} = 0\text{V}$, and all channels active, unless otherwise noted.

PARAMETER		TEST CONDITIONS	ADS1274, ADS1278			UNIT
			MIN	TYP	MAX	
AC PERFORMANCE						
Crosstalk		f = 1kHz, −0.5dBFS ⁽⁵⁾		−107		dB
Signal-to-noise ratio (SNR) ⁽⁶⁾ (unweighted)	High-Speed mode		101	106		dB
	High-Resolution mode	V _{REF} = 2.5V	103	110		dB
		V _{REF} = 3V		111		dB
	Low-Power mode		101	106		dB
	Low-Speed mode		101	107		dB
Total harmonic distortion (THD) ⁽⁷⁾		V _{IN} = 1kHz, −0.5dBFS		−108	−96	dB
Spurious-free dynamic range				109		dB
Passband ripple					±0.005	dB
Passband				0.453 f _{DATA}		Hz
−3dB Bandwidth				0.49 f _{DATA}		Hz
Stop band attenuation	High-Resolution mode		95			dB
	All other modes		100			
Stop band	High-Resolution mode		0.547 f _{DATA}		127.453 f _{DATA}	Hz
	All other modes		0.547 f _{DATA}		63.453 f _{DATA}	Hz
Group delay	High-Resolution mode			39/f _{DATA}		s
	All other modes			38/f _{DATA}		s
Settling time (latency)	High-Resolution mode	Complete settling		78/f _{DATA}		s
	All other modes	Complete settling		76/f _{DATA}		s
VOLTAGE REFERENCE INPUTS						
Negative reference input (VREFN)			AGND − 0.1		AGND + 0.1	V
Reference input voltage (V _{REF}) ⁽⁸⁾ (V _{REF} = VREFP − VREFN)		0.1 ≤ f _{CLK} ≤ 27MHz	0.5	2.5	3.1	V
		27 < f _{CLK} ≤ 32.768MHz	0.5	2.5	2.6	V
		32.768MHz < f _{CLK} ≤ 37MHz	0.5	2.048	2.1	V
ADS1274 Reference Input impedance	High-Speed mode			1.3		kΩ
	High-Resolution mode			1.3		kΩ
	Low-Power mode			2.6		kΩ
	Low-Speed mode			13		kΩ
ADS1278 Reference Input impedance	High-Speed mode			0.65		kΩ
	High-Resolution mode			0.65		kΩ
	Low-Power mode			1.3		kΩ
	Low-Speed mode			6.5		kΩ
DIGITAL INPUT/OUTPUT (IOVDD = 1.8V to 3.6V)						
V _{IH}			0.7 IOVDD		IOVDD	V
V _{IL}			DGND		0.3 IOVDD	V
V _{OH}		I _{OH} = 4mA	0.8 IOVDD		IOVDD	V
V _{OL}		I _{OL} = 4mA	DGND		0.2 IOVDD	V
Input leakage		0 < V _{IN DIGITAL} < IOVDD			±10	μA
Master clock rate (f _{CLK})		High-Speed mode ⁽⁸⁾	0.1		37	MHz
		Other modes	0.1		27	MHz

(5) Worst-case channel crosstalk between one or more channels.

(6) Minimum SNR is ensured by the limit of the *DC noise* specification.

(7) THD includes the first nine harmonics of the input signal; Low-Speed mode includes the first five harmonics.

(8) $f_{\text{CLK}} = 37\text{MHz}$ max for High-Speed mode, and 27MHz max for all other modes. See Table 7 for V_{REF} restrictions in High-Speed mode.

ELECTRICAL CHARACTERISTICS (continued)


All specifications at $T_A = -40^{\circ}\text{C}$ to $+105^{\circ}\text{C}$, $\text{AVDD} = +5\text{V}$, $\text{DVDD} = +1.8\text{V}$, $\text{IOVDD} = +3.3\text{V}$, $f_{\text{CLK}} = 27\text{MHz}$, $\text{VREFP} = 2.5\text{V}$, $\text{VREFN} = 0\text{V}$, and all channels active, unless otherwise noted.

PARAMETER		TEST CONDITIONS	ADS1274, ADS1278			UNIT
			MIN	TYP	MAX	
POWER SUPPLY						
AVDD			4.75	5	5.25	V
DVDD ⁽⁹⁾		0.1 ≤ f _{CLK} ≤ 32.768MHz	1.65	1.8	1.95	V
		32.768MHz < f _{CLK} ≤ 37MHz	2.0	2.1	2.2	V
IOVDD			1.65		3.6	V
Power-down current	AVDD			1	10	μA
	DVDD			1	15	μA
	IOVDD			1	10	μA
ADS1274						
ADS1274 AVDD current	High-Speed mode			50	75	mA
	High-Resolution mode			50	75	mA
	Low-Power mode			23	35	mA
	Low-Speed mode			5	9	mA
ADS1274 DVDD current	High-Speed mode			18	24	mA
	High-Resolution mode			12	17	mA
	Low-Power mode			10	15	mA
	Low-Speed mode			2.5	4.5	mA
ADS1274 IOVDD current	High-Speed mode			0.15	0.5	mA
	High-Resolution mode			0.075	0.3	mA
	Low-Power mode			0.075	0.3	mA
	Low-Speed mode			0.02	0.15	mA
ADS1274 Power dissipation	High-Speed mode			285	420	mW
	High-Resolution mode			275	410	mW
	Low-Power mode			135	210	mW
	Low-Speed mode			30	55	mW
ADS1278						
ADS1278 AVDD current	High-Speed mode			97	145	mA
	High-Resolution mode			97	145	mA
	Low-Power mode			44	64	mA
	Low-Speed mode			9	14	mA
ADS1278 DVDD current	High-Speed mode			23	30	mA
	High-Resolution mode			16	20	mA
	Low-Power mode			12	17	mA
	Low-Speed mode			2.5	4.5	mA
ADS1278 IOVDD current	High-Speed mode			0.25	1	mA
	High-Resolution mode			0.125	0.5	mA
	Low-Power mode			0.125	0.5	mA
	Low-Speed mode			0.035	0.2	mA
ADS1278 Power dissipation	High-Speed mode			530	785	mW
	High-Resolution mode			515	765	mW
	Low-Power mode			245	355	mW
	Low-Speed mode			50	80	mW

(9) $f_{\text{CLK}} = 37\text{MHz}$ max for High-Speed mode, and 27MHz max for all other modes. See [Table 7](#) for DVDD restrictions in High-Speed mode.

ADS1274/ADS1278 PIN ASSIGNMENTS

PAP PACKAGE HTQFP-64 (TOP VIEW)



(1) **Boldface** pin names indicate additional pins for the ADS1278; see [Table 1](#).


Table 1. ADS1274/ADS1278 PIN DESCRIPTIONS

PIN		FUNCTION	DESCRIPTION
NAME	NO.		
AGND	6, 43, 54, 58, 59	Analog ground	Analog ground; connect to DGND using a single plane.
AINP1	3	Analog input	ADS1278: AINP[8:1] Positive analog input, channels 8 through 1. ADS1274: AINP[8:5] Connected to internal ESD rails. The inputs may float. AINP[4:1] Positive analog input, channels 4 through 1.
AINP2	1	Analog input	
AINP3	63	Analog input	
AINP4	61	Analog input	
AINP5	51	Analog input	
AINP6	49	Analog input	
AINP7	47	Analog input	
AINP8	45	Analog input	

Table 1. ADS1274/ADS1278 PIN DESCRIPTIONS (continued)

PIN		FUNCTION	DESCRIPTION
NAME	NO.		
AINN1	4	Analog input	ADS1278: AINN[8:1] Negative analog input, channels 8 through 1. ADS1274: AINN[8:5] Connected to internal ESD rails. The inputs may float. AINN[4:1] Negative analog input, channels 4 through 1.
AINN2	2	Analog input	
AINN3	64	Analog input	
AINN4	62	Analog input	
AINN5	52	Analog input	
AINN6	50	Analog input	
AINN7	48	Analog input	
AINN8	46	Analog input	
AVDD	5, 44, 53, 60	Analog power supply	Analog power supply (4.75V to 5.25V).
VCOM	55	Analog output	AVDD/2 Unbuffered voltage output.
VREFN	57	Analog input	Negative reference input.
VREFP	56	Analog input	Positive reference input.
CLK	27	Digital input	Master clock input (f_{CLK}).
CLKDIV	10	Digital input	CLK input divider control: 1 = 37MHz (High-Speed mode)/otherwise 27MHz 0 = 13.5MHz (low-power)/5.4MHz (low-speed)
DGND	7, 21, 24, 25	Digital ground	Digital ground power supply.
DIN	12	Digital input	Daisy-chain data input.
DOUT1	20	Digital output	DOUT1 is TDM data output (TDM mode). ADS1278: DOUT[8:1] Data output for channels 8 through 1. ADS1274: DOUT[8:5] Internally connected to active circuitry; outputs are driven. DOUT[4:1] Data output for channels 4 through 1.
DOUT2	19	Digital output	
DOUT3	18	Digital output	
DOUT4	17	Digital output	
DOUT5	16	Digital output	
DOUT6	15	Digital output	
DOUT7	14	Digital output	
DOUT8	13	Digital output	
$\overline{DRDY}/FSYNC$	29	Digital input/output	Frame-Sync protocol: frame clock input; SPI protocol: data ready output.
DVDD	26	Digital power supply	Digital core power supply.
FORMAT0	32	Digital input	FORMAT[2:0] Selects Frame-Sync/SPI protocol, TDM/discrete data outputs, fixed/dynamic position TDM data, and modulator mode/normal operating mode.
FORMAT1	31	Digital input	
FORMAT2	30	Digital input	
IOVDD	22, 23	Digital power supply	I/O power supply (+1.65V to +3.6V).
MODE0	34	Digital input	MODE[1:0] Selects High-Speed, High-Resolution, Low-Power, or Low-Speed mode operation.
MODE1	33	Digital input	
$\overline{PWDN1}$	42	Digital input	ADS1278: \overline{PWDN} [8:1] Power-down control for channels 8 through 1. ADS1274: \overline{PWDN} [8:5] must = 0V. \overline{PWDN} [4:1] Power-down control for channels 4 through 1.
$\overline{PWDN2}$	41	Digital input	
$\overline{PWDN3}$	40	Digital input	
$\overline{PWDN4}$	39	Digital input	
$\overline{PWDN5}$	38	Digital input	
$\overline{PWDN6}$	37	Digital input	
$\overline{PWDN7}$	36	Digital input	
$\overline{PWDN8}$	35	Digital input	
SCLK	28	Digital input/output	Serial clock input, Modulator clock output.
\overline{SYNC}	11	Digital input	Synchronize input (all channels).
TEST0	8	Digital input	TEST[1:0] Test mode select: 00 = Normal operation 01 = Do not use 11 = Test mode 10 = Do not use
TEST1	9	Digital input	

SPI FORMAT TIMING



SPI FORMAT TIMING SPECIFICATION

For $T_A = -40^{\circ}\text{C}$ to $+105^{\circ}\text{C}$, IOVDD = 1.65V to 3.6V, and DVDD = 1.65V to 1.95V, unless otherwise noted.

SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT
t_{CLK}	CLK period ($1/f_{CLK}$) ⁽¹⁾	37		10,000	ns
t_{CPW}	CLK positive or negative pulse width	15			ns
t_{CONV}	Conversion period ($1/f_{DATA}$) ⁽²⁾	256		2560	t_{CLK}
t_{CD} ⁽³⁾	Falling edge of CLK to falling edge of \overline{DRDY}		22		ns
t_{DS} ⁽³⁾	Falling edge of \overline{DRDY} to rising edge of first SCLK to retrieve data	1			t_{CLK}
t_{MSBPD}	\overline{DRDY} falling edge to DOUT MSB valid (propagation delay)			16	ns
t_{SD} ⁽³⁾	Falling edge of SCLK to rising edge of \overline{DRDY}		18		ns
t_{SCLK} ⁽⁴⁾	SCLK period	1			t_{CLK}
t_{SPW}	SCLK positive or negative pulse width	0.4			t_{CLK}
t_{DOHD} ⁽³⁾⁽⁵⁾	SCLK falling edge to new DOUT invalid (hold time)	10			ns
t_{DOPD} ⁽³⁾	SCLK falling edge to new DOUT valid (propagation delay)			32	ns
				26	ns ⁽⁶⁾
t_{DIST}	New DIN valid to falling edge of SCLK (setup time)	6			ns
t_{DIHD} ⁽⁵⁾	Old DIN valid to falling edge of SCLK (hold time)	6			ns

(1) $f_{CLK} = 27\text{MHz}$ maximum.

(2) Depends on MODE[1:0] and CLKDIV selection. See Table 8 (f_{CLK}/f_{DATA}).


(3) Load on \overline{DRDY} and DOUT = 20pF.

(4) For best performance, limit f_{SCLK}/f_{CLK} to ratios of 1, 1/2, 1/4, 1/8, etc.

(5) t_{DOHD} (DOUT hold time) and t_{DIHD} (DIN hold time) are specified under opposite worst-case conditions (digital supply voltage and ambient temperature). Under equal conditions, with DOUT connected directly to DIN, the timing margin is > 4ns.

(6) DOUT1, TDM mode, IOVDD = 3.15V to 3.45V, and DVDD = 1.7V to 1.9V.

FRAME-SYNC FORMAT TIMING



FRAME-SYNC FORMAT TIMING SPECIFICATION

For $T_A = -40^\circ\text{C}$ to $+105^\circ\text{C}$, $\text{IOVDD} = 1.65\text{V}$ to 3.6V , and $\text{DVDD} = 1.65\text{V}$ to 2.2V , unless otherwise noted.

SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT
t_{CLK}	CLK period ($1/f_{\text{CLK}}$) (see Table 7)	High-Speed mode	27	10,000	ns
		Other modes	37	10,000	ns
t_{CPW}	CLK positive or negative pulse width	11			ns
t_{CS}	Falling edge of CLK to falling edge of SCLK	-0.25		0.25	t_{CLK}
t_{FRAME}	Frame period ($1/f_{\text{DATA}}$) ⁽¹⁾	256		2560	t_{CLK}
t_{FPW}	FSYNC positive or negative pulse width	1			t_{SCLK}
t_{FS}	Rising edge of FSYNC to rising edge of SCLK	5			ns
t_{SF}	Rising edge of SCLK to rising edge of FSYNC	5			ns
t_{SCLK}	SCLK period ⁽²⁾	1			t_{CLK}
t_{SPW}	SCLK positive or negative pulse width	0.4			t_{CLK}
t_{DOHD} ⁽³⁾⁽⁴⁾	SCLK falling edge to old DOUT invalid (hold time)	10			ns
t_{DOPD} ⁽⁴⁾	SCLK falling edge to new DOUT valid (propagation delay)			31	ns
				21	ns ⁽⁵⁾
				25	ns ⁽⁶⁾
t_{MSBDP}	FSYNC rising edge to DOUT MSB valid (propagation delay)			31	ns
				21	ns ⁽⁵⁾
				25	ns ⁽⁶⁾
t_{DIST}	New DIN valid to falling edge of SCLK (setup time)	6			ns
t_{DIHD} ⁽³⁾	Old DIN valid to falling edge of SCLK (hold time)	6			ns

(1) Depends on MODE[1:0] and CLKDIV selection. See Table 8 ($f_{\text{CLK}}/f_{\text{DATA}}$).

(2) SCLK must be continuously running and limited to ratios of 1, 1/2, 1/4, and 1/8 of f_{CLK} .

(3) t_{DOHD} (DOUT hold time) and t_{DIHD} (DIN hold time) are specified under opposite worst-case conditions (digital supply voltage and ambient temperature). Under equal conditions, with DOUT connected directly to DIN, the timing margin is $> 4\text{ns}$.

(4) Load on DOUT = 20pF.

(5) DOUT1, TDM mode, $\text{IOVDD} = 3.15\text{V}$ to 3.45V , and $\text{DVDD} = 2\text{V}$ to 2.2V .

(6) DOUT1, TDM mode, $\text{IOVDD} = 3.15\text{V}$ to 3.45V , and $\text{DVDD} = 1.7\text{V}$ to 1.9V .

TYPICAL CHARACTERISTICS

At $T_A = +25^\circ\text{C}$, High-Speed mode, $AVDD = +5\text{V}$, $DVDD = +1.8\text{V}$, $IOVDD = +3.3\text{V}$, $f_{\text{CLK}} = 27\text{MHz}$, $V_{\text{REFP}} = 2.5\text{V}$, and $V_{\text{REFN}} = 0\text{V}$, unless otherwise noted.




Figure 1.




Figure 2.




Figure 3.




Figure 4.




Figure 5.




Figure 6.

TYPICAL CHARACTERISTICS (continued)

At $T_A = +25^\circ\text{C}$, High-Speed mode, $AVDD = +5\text{V}$, $DVDD = +1.8\text{V}$, $IOVDD = +3.3\text{V}$, $f_{\text{CLK}} = 27\text{MHz}$, $V_{\text{REFP}} = 2.5\text{V}$, and $V_{\text{REFN}} = 0\text{V}$, unless otherwise noted.

OUTPUT SPECTRUM




Figure 7.

NOISE HISTOGRAM




Figure 8.

OUTPUT SPECTRUM




Figure 9.

OUTPUT SPECTRUM




Figure 10.

OUTPUT SPECTRUM




Figure 11.

NOISE HISTOGRAM




Figure 12.

TYPICAL CHARACTERISTICS (continued)

At $T_A = +25^\circ\text{C}$, High-Speed mode, $AVDD = +5\text{V}$, $DVDD = +1.8\text{V}$, $IOVDD = +3.3\text{V}$, $f_{\text{CLK}} = 27\text{MHz}$, $V_{\text{REFP}} = 2.5\text{V}$, and $V_{\text{REFN}} = 0\text{V}$, unless otherwise noted.

OUTPUT SPECTRUM




Figure 13.

OUTPUT SPECTRUM




Figure 14.

OUTPUT SPECTRUM




Figure 15.

NOISE HISTOGRAM




Figure 16.

TOTAL HARMONIC DISTORTION
vs FREQUENCY




Figure 17.

TOTAL HARMONIC DISTORTION
vs INPUT AMPLITUDE




Figure 18.

TYPICAL CHARACTERISTICS (continued)

At $T_A = +25^\circ\text{C}$, High-Speed mode, $AVDD = +5\text{V}$, $DVDD = +1.8\text{V}$, $IOVDD = +3.3\text{V}$, $f_{\text{CLK}} = 27\text{MHz}$, $V_{\text{REFP}} = 2.5\text{V}$, and $V_{\text{REFN}} = 0\text{V}$, unless otherwise noted.

**TOTAL HARMONIC DISTORTION
vs FREQUENCY**




Figure 19.

**TOTAL HARMONIC DISTORTION
vs INPUT AMPLITUDE**




Figure 20.

**TOTAL HARMONIC DISTORTION
vs FREQUENCY**




Figure 21.

**TOTAL HARMONIC DISTORTION
vs INPUT AMPLITUDE**




Figure 22.

**TOTAL HARMONIC DISTORTION
vs FREQUENCY**




Figure 23.

**TOTAL HARMONIC DISTORTION
vs INPUT AMPLITUDE**




Figure 24.

TYPICAL CHARACTERISTICS (continued)

At $T_A = +25^\circ\text{C}$, High-Speed mode, $AVDD = +5\text{V}$, $DVDD = +1.8\text{V}$, $IOVDD = +3.3\text{V}$, $f_{\text{CLK}} = 27\text{MHz}$, $V_{\text{REFP}} = 2.5\text{V}$, and $V_{\text{REFN}} = 0\text{V}$, unless otherwise noted.

OFFSET DRIFT HISTOGRAM




Figure 25.

GAIN DRIFT HISTOGRAM




Figure 26.

OFFSET WARMUP DRIFT RESPONSE BAND




Figure 27.

GAIN WARMUP DRIFT RESPONSE BAND




Figure 28.

OFFSET ERROR HISTOGRAM




Figure 29.

GAIN ERROR HISTOGRAM




Figure 30.

TYPICAL CHARACTERISTICS (continued)

At $T_A = +25^\circ\text{C}$, High-Speed mode, $AVDD = +5\text{V}$, $DVDD = +1.8\text{V}$, $IOVDD = +3.3\text{V}$, $f_{\text{CLK}} = 27\text{MHz}$, $V_{\text{REFP}} = 2.5\text{V}$, and $V_{\text{REFN}} = 0\text{V}$, unless otherwise noted.

CHANNEL GAIN MATCH HISTOGRAM




Figure 31.

CHANNEL OFFSET MATCH HISTOGRAM




Figure 32.

**OFFSET AND GAIN
vs TEMPERATURE**




Figure 33.

VCOM VOLTAGE OUTPUT HISTOGRAM




Figure 34.

**ADS1274/ADS1278
SAMPLING MATCH ERROR HISTOGRAM**




Figure 35.

**ADS1274 REFERENCE INPUT DIFFERENTIAL
IMPEDANCE vs TEMPERATURE**




Figure 36.

TYPICAL CHARACTERISTICS (continued)

At $T_A = +25^\circ\text{C}$, High-Speed mode, $AVDD = +5\text{V}$, $DVDD = +1.8\text{V}$, $IOVDD = +3.3\text{V}$, $f_{\text{CLK}} = 27\text{MHz}$, $V_{\text{REFP}} = 2.5\text{V}$, and $V_{\text{REFN}} = 0\text{V}$, unless otherwise noted.

ADS1278 REFERENCE INPUT DIFFERENTIAL IMPEDANCE vs TEMPERATURE




Figure 37.

ANALOG INPUT DIFFERENTIAL IMPEDANCE vs TEMPERATURE




Figure 38.

ANALOG INPUT DIFFERENTIAL IMPEDANCE vs TEMPERATURE




Figure 39.

INTEGRAL NONLINEARITY vs TEMPERATURE




Figure 40.

LINEARITY ERROR vs INPUT LEVEL




Figure 41.

LINEARITY AND TOTAL HARMONIC DISTORTION vs REFERENCE VOLTAGE




Figure 42.

TYPICAL CHARACTERISTICS (continued)

At $T_A = +25^\circ\text{C}$, High-Speed mode, $AVDD = +5\text{V}$, $DVDD = +1.8\text{V}$, $IOVDD = +3.3\text{V}$, $f_{\text{CLK}} = 27\text{MHz}$, $V_{\text{REFP}} = 2.5\text{V}$, and $V_{\text{REFN}} = 0\text{V}$, unless otherwise noted.

**NOISE AND LINEARITY
vs INPUT COMMON-MODE VOLTAGE**




Figure 43.

NOISE vs TEMPERATURE




Figure 44.

NOISE vs REFERENCE VOLTAGE




Figure 45.

**TOTAL HARMONIC DISTORTION AND NOISE
vs CLK**




Figure 46.

**COMMON-MODE REJECTION
vs INPUT FREQUENCY**




Figure 47.

**POWER-SUPPLY REJECTION
vs POWER-SUPPLY FREQUENCY**




Figure 48.

TYPICAL CHARACTERISTICS (continued)

At $T_A = +25^\circ\text{C}$, High-Speed mode, $AVDD = +5\text{V}$, $DVDD = +1.8\text{V}$, $IOVDD = +3.3\text{V}$, $f_{\text{CLK}} = 27\text{MHz}$, $V_{\text{REFP}} = 2.5\text{V}$, and $V_{\text{REFN}} = 0\text{V}$, unless otherwise noted.

**ADS1274 AVDD CURRENT
vs TEMPERATURE**




Figure 49.

**ADS1274 DVDD CURRENT
vs TEMPERATURE**




Figure 50.

**ADS1274 IOVDD CURRENT
vs TEMPERATURE**




Figure 51.

**ADS1274 POWER DISSIPATION
vs TEMPERATURE**




Figure 52.

**ADS1278 AVDD CURRENT
vs TEMPERATURE**




Figure 53.

**ADS1278 DVDD CURRENT
vs TEMPERATURE**




Figure 54.

TYPICAL CHARACTERISTICS (continued)

At $T_A = +25^\circ\text{C}$, High-Speed mode, $AVDD = +5\text{V}$, $DVDD = +1.8\text{V}$, $IOVDD = +3.3\text{V}$, $f_{\text{CLK}} = 27\text{MHz}$, $V_{\text{REFP}} = 2.5\text{V}$, and $V_{\text{REFN}} = 0\text{V}$, unless otherwise noted.

**ADS1278 IOVDD CURRENT
vs TEMPERATURE**




Figure 55.

**ADS1278 POWER DISSIPATION
vs TEMPERATURE**




Figure 56.


OVERVIEW

The ADS1274 (quad) and ADS1278 (octal) are 24-bit, delta-sigma ADCs based on the single-channel ADS1271. They offer the combination of outstanding dc accuracy and superior ac performance. Figure 57 shows the block diagram. Note that both devices are functionally the same, except that the ADS1274 has four ADCs and the ADS1278 has eight ADCs. The packages are identical, and the ADS1274 pinout is compatible with the ADS1278, permitting true drop-in expandability. The converters are comprised of four (ADS1274) or eight (ADS1278) advanced, 6th-order, chopper-stabilized, delta-sigma modulators followed by low-ripple, linear phase FIR filters. The modulators measure the differential input signal, $V_{IN} = (A_{INP} - A_{INN})$, against the differential reference, $V_{REF} = (V_{REFP} - V_{REFN})$. The digital filters receive the modulator signal and provide a low-noise digital output. To allow tradeoffs among speed, resolution, and power, four operating modes are supported:

High-Speed, High-Resolution, Low-Power, and Low-Speed. Table 2 summarizes the performance of each mode.

In High-Speed mode, the maximum data rate is 144kSPS. In High-Resolution mode, the SNR = 111dB ($V_{REF} = 3.0V$); in Low-Power mode, the power dissipation is 31mW/channel; and in Low-Speed mode, the power dissipation is only 7mW/channel at 10.5kSPS. The digital filters can be bypassed, enabling direct access to the modulator output.

The ADS1274/78 is configured by simply setting the appropriate I/O pins—there are no registers to program. Data are retrieved over a serial interface that supports both SPI and Frame-Sync formats. The ADS1274/78 has a daisy-chainable output and the ability to synchronize externally, so it can be used conveniently in systems requiring more than eight channels.



(1) The ADS1274 has four channels; the ADS1278 has eight channels.

Figure 57. ADS1274/ADS1278 Block Diagram

Table 2. Operating Mode Performance Summary

MODE	MAX DATA RATE (SPS)	PASSBAND (kHz)	SNR (dB)	NOISE (μV_{RMS})	POWER/CHANNEL (mW)
High-Speed	144,531	65,472	106	8.5	70 ⁽¹⁾
High-Resolution	52,734	23,889	110	5.5	64
Low-Power	52,734	23,889	106	8.5	31
Low-Speed	10,547	4,798	107	8.0	7

(1) Specified at 105kSPS.

FUNCTIONAL DESCRIPTION

The ADS1274/78 is a delta-sigma ADC consisting of four/eight independent converters that digitize four/eight input signals in parallel.

The converter is composed of two main functional blocks to perform the ADC conversions: the modulator and the digital filter. The modulator samples the input signal together with sampling the reference voltage to produce a 1s density output stream. The density of the output stream is proportional to the analog input level relative to the reference voltage. The pulse stream is filtered by the internal digital filter where the output conversion result is produced.

In operation, the input signal is sampled by the modulator at a high rate (typically 64x higher than the final output data rate). The quantization noise of the modulator is moved to a higher frequency range where the internal digital filter removes it. Oversampling results in very low levels of noise within the signal passband.

Since the input signal is sampled at a very high rate, input signal aliasing does not occur until the input signal frequency is at the modulator sampling rate. This architecture greatly relaxes the requirement of external antialiasing filters because of the high modulator sampling rate.

SAMPLING APERTURE MATCHING

The ADS1274/78 converters operate from the same CLK input. The CLK input controls the timing of the modulator sampling instant. The converter is designed such that the sampling skew, or modulator sampling aperture match between channels, is

controlled. Furthermore, the digital filters are synchronized to start the convolution phase at the same modulator clock cycle. This design results in excellent phase match among the ADS1274/78 channels.

[Figure 35](#) shows the inter-device channel sample matching for the ADS1274 and ADS1278.

The phase match of one 4-channel ADS1274 to that of another ADS1274 (eight or more channels total) may not have the same degree of sampling match. As a result of manufacturing variations, differences in internal propagation delay of the internal CLK signal coupled with differences of the arrival of the external CLK signal to each device may cause larger sampling match errors. Equal length CLK traces or external clock distribution devices can be used to reduce the sampling match error between devices.

FREQUENCY RESPONSE

The digital filter sets the overall frequency response. The filter uses a multi-stage FIR topology to provide linear phase with minimal passband ripple and high stop band attenuation. The filter coefficients are identical to the coefficients used in the [ADS1271](#). The oversampling ratio of the digital filter (that is, the ratio of the modulator sampling to the output data rate, or $f_{\text{MOD}}/f_{\text{DATA}}$) is a function of the selected mode, as shown in [Table 3](#).

Table 3. Oversampling Ratio versus Mode

MODE SELECTION	OVERSAMPLING RATIO ($f_{\text{MOD}}/f_{\text{DATA}}$)
High-Speed	64
High-Resolution	128
Low-Power	64
Low-Speed	64

High-Speed, Low-Power, and Low-Speed Modes

The digital filter configuration is the same in High-Speed, Low-Power, and Low-Speed modes with the oversampling ratio set to 64. Figure 58 shows the frequency response in High-Speed, Low-Power, and Low-Speed modes normalized to f_{DATA} . Figure 59 shows the passband ripple. The transition from passband to stop band is shown in Figure 60. The overall frequency response repeats at 64x multiples of the modulator frequency f_{MOD} , as shown in Figure 61.




Figure 58. Frequency Response for High-Speed, Low-Power, and Low-Speed Modes




Figure 59. Passband Response for High-Speed, Low-Power, and Low-Speed Modes




Figure 60. Transition Band Response for High-Speed, Low-Power, and Low-Speed Modes




Figure 61. Frequency Response Out to f_{MOD} for High-Speed, Low-Power, and Low-Speed Modes

These image frequencies, if present in the signal and not externally filtered, will fold back (or alias) into the passband, causing errors. The stop band of the ADS1274/78 provides 100dB attenuation of frequencies that begin just beyond the passband and continue out to f_{MOD} . Placing an antialiasing, low-pass filter in front of the ADS1274/78 inputs is recommended to limit possible high-amplitude, out-of-band signals and noise. Often, a simple RC filter is sufficient. Table 4 lists the image rejection versus external filter order.

Table 4. Antialiasing Filter Order Image Rejection

ANTIALIASING FILTER ORDER	IMAGE REJECTION (dB) ($f_{-3\text{dB}}$ at f_{DATA})	
	HS, LP, LS	HR
1	39	45
2	75	87
3	111	129

High-Resolution Mode

The oversampling ratio is 128 in High-Resolution mode. Figure 62 shows the frequency response in High-Resolution mode normalized to f_{DATA} . Figure 63 shows the passband ripple, and the transition from passband to stop band is shown in Figure 64. The overall frequency response repeats at multiples of the modulator frequency f_{MOD} ($128 \times f_{\text{DATA}}$), as shown in Figure 65. The stop band of the ADS1274/78 provides 100dB attenuation of frequencies that begin just beyond the passband and continue out to f_{MOD} . Placing an antialiasing, low-pass filter in front of the ADS1274/78 inputs is recommended to limit possible high-amplitude out-of-band signals and noise. Often, a simple RC filter is sufficient. Table 4 lists the image rejection versus external filter order.




Figure 62. Frequency Response for High-Resolution Mode




Figure 63. Passband Response for High-Resolution Mode




Figure 64. Transition Band Response for High-Resolution mode




Figure 65. Frequency Response Out to f_{MOD} for High-Resolution Mode

PHASE RESPONSE

The ADS1274/78 incorporates a multiple stage, linear phase digital filter. Linear phase filters exhibit constant delay time versus input frequency (constant group delay). This characteristic means the time delay from any instant of the input signal to the same instant of the output data is constant and is independent of input signal frequency. This behavior results in essentially zero phase errors when analyzing multi-tone signals.

SETTLING TIME

As with frequency and phase response, the digital filter also determines settling time. Figure 66 shows the output settling behavior after a step change on the analog inputs normalized to conversion periods. The X-axis is given in units of conversion. Note that after the step change on the input occurs, the output data change very little prior to 30 conversion periods. The output data are fully settled after 76 conversion periods for High-Speed and Low-Power modes, and 78 conversion periods for High-Resolution mode.




Figure 66. Step Response

DATA FORMAT

The ADS1274/78 outputs 24 bits of data in two's complement format.

A positive full-scale input produces an ideal output code of 7FFFFFFh, and the negative full-scale input produces an ideal output code of 800000h. The output clips at these codes for signals exceeding full-scale. Table 5 summarizes the ideal output codes for different input signals.

Table 5. Ideal Output Code versus Input Signal

INPUT SIGNAL V_{IN} ($A_{INP} - A_{INN}$)	IDEAL OUTPUT CODE ⁽¹⁾
$\geq +V_{REF}$	7FFFFFFh
$\frac{+V_{REF}}{2^{23} - 1}$	000001h
0	000000h
$\frac{-V_{REF}}{2^{23} - 1}$	FFFFFFh
$\leq -V_{REF} \left(\frac{2^{23}}{2^{23} - 1} \right)$	800000h

(1) Excludes effects of noise, INL, offset, and gain errors.

ANALOG INPUTS (A_{INP} , A_{INN})

The ADS1274/78 measures each differential input signal $V_{IN} = (A_{INP} - A_{INN})$ against the common differential reference $V_{REF} = (V_{REFP} - V_{REFN})$. The most positive measurable differential input is $+V_{REF}$, which produces the most positive digital output code of 7FFFFFFh. Likewise, the most negative measurable differential input is $-V_{REF}$, which produces the most negative digital output code of 800000h.

For optimum performance, the inputs of the ADS1274/78 are intended to be driven differentially. For single-ended applications, one of the inputs (A_{INP} or A_{INN}) can be driven while the other input is fixed (typically to AGND or +2.5V). Fixing the input to 2.5V permits bipolar operation, thereby allowing full use of the entire converter range.

While the ADS1274/78 measures the differential input signal, the absolute input voltage is also important. This value is the voltage on either input (A_{INP} or A_{INN}) with respect to AGND. The range for this voltage is:

$$-0.1V < (A_{INN} \text{ or } A_{INP}) < AVDD + 0.1V$$

If either input is taken below $-0.4V$ or above $(AVDD + 0.4V)$, ESD protection diodes on the inputs may turn on. If these conditions are possible, external Schottky clamp diodes or series resistors may be required to limit the input current to safe values (see the [Absolute Maximum Ratings](#) table).

The ADS1274/78 is a very high-performance ADC. For optimum performance, it is critical that the appropriate circuitry be used to drive the ADS1274/78 inputs. See the [Application Information](#) section for several recommended circuits.

The ADS1274/78 uses switched-capacitor circuitry to measure the input voltage. Internal capacitors are charged by the inputs and then discharged. Figure 67 shows a conceptual diagram of these circuits. Switch S_2 represents the net effect of the modulator circuitry in discharging the sampling capacitor; the actual implementation is different. The timing for switches S_1 and S_2 is shown in Figure 68. The sampling time (t_{SAMPLE}) is the inverse of modulator sampling frequency (f_{MOD}) and is a function of the mode, the CLKDIV input, and CLK frequency, as shown in Table 6.




Figure 67. Equivalent Analog Input Circuitry




Figure 68. S_1 and S_2 Switch Timing for Figure 67

Table 6. Modulator Frequency (f_{MOD}) Mode Selection

MODE SELECTION	CLKDIV	f_{MOD}
High-Speed	1	$f_{\text{CLK}}/4$
High-Resolution	1	$f_{\text{CLK}}/4$
Low-Power	1	$f_{\text{CLK}}/8$
	0	$f_{\text{CLK}}/4$
Low-Speed	1	$f_{\text{CLK}}/40$
	0	$f_{\text{CLK}}/8$

The average load presented by the switched capacitor input can be modeled with an effective differential impedance, as shown in Figure 69. Note that the effective impedance is a function of f_{MOD} .




Figure 69. Effective Input Impedances

VOLTAGE REFERENCE INPUTS (VREFP, VREFN)

The voltage reference for the ADS1274/78 ADC is the differential voltage between VREFP and VREFN: $V_{\text{REF}} = (V_{\text{REFP}} - V_{\text{REFN}})$. The voltage reference is common to all channels. The reference inputs use a structure similar to that of the analog inputs with the equivalent circuitry on the reference inputs shown in Figure 70. As with the analog inputs, the load presented by the switched capacitor can be modeled with an effective impedance, as shown in Figure 71. However, the reference input impedance depends on the number of active (enabled) channels in addition to f_{MOD} . As a result of the change of reference input impedance caused by enabling and disabling channels, the regulation and setting time of the external reference should be noted, so as not to affect the readings.




Figure 70. Equivalent Reference Input Circuitry




Figure 71. Effective Reference Impedance

ESD diodes protect the reference inputs. To keep these diodes from turning on, make sure the voltages on the reference pins do not go below AGND by more than 0.4V, and likewise do not exceed AVDD by 0.4V. If these conditions are possible, external Schottky clamp diodes or series resistors may be required to limit the input current to safe values (see the [Absolute Maximum Ratings](#) table).

A high-quality reference voltage with the appropriate drive strength is essential for achieving the best performance from the ADS1274. Noise and drift on the reference degrade overall system performance. See the [Application Information](#) section for example reference circuits.

CLOCK INPUT (CLK)

The ADS1274/78 requires a clock input for operation. The individual converters of the ADS1274/78 operate from the same clock input. At the maximum data rate, the clock input can be either 27MHz or 13.5MHz for Low-Power mode, or 27MHz or 5.4MHz for Low-Speed mode, determined by the setting of the CLKDIV input. For High-Speed mode, the maximum CLK input frequency is 37MHz. For High-Resolution mode, the maximum CLK input frequency is 27MHz. In High-Speed mode, operating conditions are restricted depending on the clock input frequency. The limitations are summarized in [Table 7](#).

Table 7. High-Speed Mode f_{CLK} Conditions

f_{CLK} (MHz)	V_{REF} (V)	DVDD (V)	INTERFACE
$0.1 \leq f_{CLK} \leq 27$	0.5 to 3.1	1.65 to 1.95	Frame-Sync or SPI
$27 < f_{CLK} \leq 32.768$	0.5 to 2.6	1.65 to 1.95	Frame-Sync
$32.768 < f_{CLK} \leq 37$	0.5 to 2.1	2.0 to 2.2	Frame-Sync

The selection of the external clock frequency (f_{CLK}) does not affect the resolution of the ADS1274/78. Use of a slower f_{CLK} can reduce the power consumption of an external clock buffer. The output data rate scales with clock frequency, down to a minimum clock frequency of $f_{CLK} = 100\text{kHz}$. [Table 8](#) summarizes the ratio of the clock input frequency (f_{CLK}) to data rate (f_{DATA}), maximum data rate and corresponding maximum clock input for the four operating modes.

As with any high-speed data converter, a high-quality, low-jitter clock is essential for optimum performance. Crystal clock oscillators are the recommended clock source. Make sure to avoid excess ringing on the clock input; keeping the clock trace as short as possible, and using a 50 Ω series resistor placed close to the source end, often helps.

Table 8. Clock Input Options

MODE SELECTION	MAX f_{CLK} (MHz)	CLKDIV	f_{CLK}/f_{DATA}	DATA RATE (SPS)
High-Speed	37	1	256	144,531
High-Resolution	27	1	512	52,734
Low-Power	27	1	512	52,734
	13.5	0	256	
Low-Speed	27	1	2,560	10,547
	5.4	0	512	

MODE SELECTION (MODE)

The ADS1274/78 supports four modes of operation: High-Speed, High-Resolution, Low-Power, and Low-Speed. The modes offer optimization of speed, resolution, and power. Mode selection is determined by the status of the digital input MODE[1:0] pins, as shown in [Table 9](#). The ADS1274/78 continually monitors the status of the MODE pin during operation.

Table 9. Mode Selection

MODE[1:0]	MODE SELECTION	MAX f_{DATA} ⁽¹⁾
00	High-Speed	144,531
01	High-Resolution	52,734
10	Low-Power	52,734
11	Low-Speed	10,547

(1) $f_{CLK} = 27\text{MHz}$ max (37MHz max in High-Speed mode).

When using the SPI protocol, \overline{DRDY} is held high after a mode change occurs until settled (or valid) data are ready; see [Figure 72](#) and [Table 10](#).

In Frame-Sync protocol, the DOUT pins are held low after a mode change occurs until settled data are ready; see [Figure 72](#) and [Table 10](#). Data can be read from the device to detect when DOUT changes to logic 1, indicating that the data are valid.




Figure 72. Mode Change Timing

Table 10. New Data After Mode Change

SYMBOL	DESCRIPTION	MIN	TYP	MAX	UNITS
$t_{\text{NDR-SPI}}$	Time for new data to be ready (SPI)			129	Conversions ($1/f_{\text{DATA}}$)
$t_{\text{NDR-FS}}$	Time for new data to be ready (Frame-Sync) ⁽¹⁾	127		128	Conversions ($1/f_{\text{DATA}}$)

(1) If mode change is asynchronous to the FSYNC clock, $t_{\text{NDR-FS}}$ varies from 127 to 128 conversions. If the mode change is made synchronous to FSYNC, $t_{\text{NDR-FS}}$ is stable.

SYNCHRONIZATION ($\overline{\text{SYNC}}$)

The ADS1274/78 can be synchronized by pulsing the $\overline{\text{SYNC}}$ pin low and then returning the pin high. When the pin goes low, the conversion process stops, and the internal counters used by the digital filter are reset. When the $\overline{\text{SYNC}}$ pin returns high, the conversion process restarts. Synchronization allows the conversion to be aligned with an external event, such as the changing of an external multiplexer on the analog inputs, or by a reference timing pulse.

Because the ADS1274/78 converters operate in parallel from the same master clock and use the same $\overline{\text{SYNC}}$ input control, they are always in synchronization with each other. The aperture match among internal channels is typically less than 500ps. However, the synchronization of multiple devices is somewhat different. At device power-on, variations in internal reset thresholds from device to device may result in uncertainty in conversion timing.

The $\overline{\text{SYNC}}$ pin can be used to synchronize multiple devices to within the same CLK cycle. Figure 73 illustrates the timing requirement of $\overline{\text{SYNC}}$ and CLK in SPI format.

See Figure 74 for the Frame-Sync format timing requirement.

After synchronization, indication of valid data depends on whether SPI or Frame-Sync format was used.

In the SPI format, $\overline{\text{DRDY}}$ goes high as soon as $\overline{\text{SYNC}}$ is taken low; see Figure 73. After $\overline{\text{SYNC}}$ is returned high, $\overline{\text{DRDY}}$ stays high while the digital filter is settling. Once valid data are ready for retrieval, $\overline{\text{DRDY}}$ goes low.

In the Frame-Sync format, DOUT goes low as soon as $\overline{\text{SYNC}}$ is taken low; see Figure 74. After $\overline{\text{SYNC}}$ is returned high, DOUT stays low while the digital filter is settling. Once valid data are ready for retrieval, DOUT begins to output valid data. For proper synchronization, FSYNC, SCLK, and CLK must be established before taking $\overline{\text{SYNC}}$ high, and must then remain running. If the clock inputs (CLK, FSYNC or SCLK) are subsequently interrupted or reset, re-assert the $\overline{\text{SYNC}}$ pin.

For consistent performance, re-assert $\overline{\text{SYNC}}$ after device power-on when data first appear.




Figure 73. Synchronization Timing (SPI Protocol)

Table 11. SPI Protocol

SYMBOL	DESCRIPTION	MIN	TYP	MAX	UNITS
t_{CSHD}	CLK to \overline{SYNC} hold time	10			ns
t_{SCSU}	\overline{SYNC} to CLK setup time	5			ns
t_{SYN}	Synchronize pulse width	1			CLK periods
t_{NDR}	Time for new data to be ready			129	Conversions ($1/f_{DATA}$)




Figure 74. Synchronization Timing (Frame-Sync Protocol)

Table 12. Frame-Sync Protocol

SYMBOL	DESCRIPTION	MIN	TYP	MAX	UNITS
t_{CSHD}	CLK to \overline{SYNC} hold time	10			ns
t_{SCSU}	\overline{SYNC} to CLK setup time	5			ns
t_{SYN}	Synchronize pulse width	1			CLK periods
t_{NDR}	Time for new data to be ready ⁽¹⁾	127		128	Conversions ($1/f_{DATA}$)

- (1) If \overline{SYNC} is asynchronous to the FSYNC clock, then t_{NDR} varies from 127 to 128 conversions, starting from the rising edge of \overline{SYNC} . If \overline{SYNC} is made synchronous to the FSYNC clock, then t_{NDR} is stable.

POWER-DOWN (PWDN)

The channels of the ADS1274/78 can be independently powered down by use of the PWDN inputs. To enter the power-down mode, hold the respective PWDN pin low for at least two CLK cycles. To exit power-down, return the corresponding PWDN pin high. Note that when all channels are powered down, the ADS1274/78 enters a microwatt (μW) power state where all internal biasing is disabled. In this state, the TEST[1:0] input pins must be driven; all other input pins can float. The ADS1274/78 outputs remain driven.

As shown in Figure 75 and Table 13, a maximum of 130 conversion cycles must elapse for SPI interface, and 129 conversion cycles must elapse for Frame-Sync, before reading data after exiting power-down. Data from channels already running are not affected. The user software can perform the required delay time in any of the following ways:


1. Count the number of data conversions after taking the PWDN pin high.
2. Delay $129/f_{\text{DATA}}$ or $130/f_{\text{DATA}}$ after taking the PWDN pins high, then read data.

3. Detect for non-zero data in the powered-up channel.

After powering up one or more channels, the channels are synchronized to each other. It is not necessary to use the SYNC pin to synchronize them.

When a channel is powered down in TDM data format, the data for that channel are either forced to zero (fixed-position TDM data mode) or replaced by shifting the data from the next channel into the vacated data position (dynamic-position TDM data mode).

In Discrete data format, the data are always forced to zero. When powering-up a channel in dynamic-position TDM data format mode, the channel data remain packed until the data are ready, at which time the data frame is expanded to include the just-powered channel data. See the [Data Format](#) section for details.



(1) In SPI protocol, the timing occurs on the falling edge of $\overline{\text{DRDY}}/\text{FSYNC}$. Powering down all channels forces $\overline{\text{DRDY}}/\text{FSYNC}$ high.

Figure 75. Power-Down Timing

Table 13. Power-Down Timing

SYMBOL	DESCRIPTION	MIN	TYP	MAX	UNITS
t_{PWDN}	PWDN pulse width to enter Power-Down mode	2			CLK periods
t_{NDR}	Time for new data ready (SPI)	129		130	Conversions ($1/f_{\text{DATA}}$)
t_{NDR}	Time for new data ready (Frame-Sync) ⁽¹⁾	128		129	Conversions ($1/f_{\text{DATA}}$)

(1) FSYNC clock running prior to the rising edge of PWDN. If PWDN is asynchronous to the FSYNC clock, $t_{\text{NDR-FS}}$ varies from 127 to 128 conversions. If PWDN is made synchronous to FSYNC, then $t_{\text{NDR-FS}}$ is stable.

FORMAT[2:0]

Data can be read from the ADS1274/78 with two interface protocols (SPI or Frame-Sync) and several options of data formats (TDM/Discrete and Fixed/Dynamic data positions). The FORMAT[2:0] inputs are used to select among the options. [Table 14](#) lists the available options. See the [DOUT Modes](#) section for details of the DOUT Mode and Data Position.

Table 14. Data Output Format

FORMAT[2:0]	INTERFACE PROTOCOL	DOUT MODE	DATA POSITION
000	SPI	TDM	Dynamic
001	SPI	TDM	Fixed
010	SPI	Discrete	—
011	Frame-Sync	TDM	Dynamic
100	Frame-Sync	TDM	Fixed
101	Frame-Sync	Discrete	—
110	Modulator Mode	—	—

SERIAL INTERFACE PROTOCOLS

Data are retrieved from the ADS1274/78 using the serial interface. Two protocols are available: SPI and Frame-Sync. The same pins are used for both interfaces: SCLK, $\overline{\text{DRDY}}$ /FSYNC, DOUT[4:1] (DOUT[8:1] for ADS1278), and DIN. The FORMAT[2:0] pins select the desired interface protocol.

SPI SERIAL INTERFACE

The SPI-compatible format is a read-only interface. Data ready for retrieval are indicated by the falling edge of $\overline{\text{DRDY}}$ output and are shifted out on the falling edge of SCLK, MSB first. The interface can be daisy-chained using the DIN input when using multiple devices. See the [Daisy-Chaining](#) section for more information.

NOTE: The SPI format is limited to a CLK input frequency of 27MHz, maximum. For CLK input operation above 27MHz (High-Speed mode only), use Frame-Sync format.

SCLK

The serial clock (SCLK) features a Schmitt-triggered input and shifts out data on DOUT on the falling edge. It also shifts in data on the falling edge on DIN when this pin is being used for daisy-chaining. The device shifts data out on the falling edge and the user normally shifts this data in on the rising edge.

Even though the SCLK input has hysteresis, it is recommended to keep SCLK as clean as possible to prevent glitches from accidentally shifting the data.

SCLK may be run as fast as the CLK frequency. SCLK may be either in free-running or stop-clock operation between conversions. Note that one f_{CLK} is required after the falling edge of $\overline{\text{DRDY}}$ until the first rising edge of SCLK. For best performance, limit $f_{\text{SCLK}}/f_{\text{CLK}}$ to ratios of 1, 1/2, 1/4, 1/8, etc. When the device is configured for modulator output, SCLK becomes the modulator clock output (see the [Modulator Output](#) section).

$\overline{\text{DRDY}}$ /FSYNC (SPI Format)

In the SPI format, this pin functions as the $\overline{\text{DRDY}}$ output. It goes low when data are ready for retrieval and then returns high on the falling edge of the first subsequent SCLK. If data are not retrieved (that is, SCLK is held low), $\overline{\text{DRDY}}$ pulses high just before the next conversion data are ready, as shown in [Figure 76](#). The new data are loaded within one CLK cycle before $\overline{\text{DRDY}}$ goes low. All data must be shifted out before this time to avoid being overwritten.




Figure 76. $\overline{\text{DRDY}}$ Timing with No Readback

DOUT

The conversion data are output on DOUT[4:1]/[8:1]. The MSB data are valid on DOUT[4:1]/[8:1] after $\overline{\text{DRDY}}$ goes low. Subsequent bits are shifted out with each falling edge of SCLK. If daisy-chaining, the data shifted in using DIN appear on DOUT after all channel data have been shifted out. When the device is configured for modulator output, DOUT[4:1]/[8:1] becomes the modulator data output for each channel (see the [Modulator Output](#) section).

DIN

This input is used when multiple ADS1274/78s are to be daisy-chained together. The DOUT1 pin of the first device connects to the DIN pin of the next, etc. It can be used with either the SPI or Frame-Sync formats. Data are shifted in on the falling edge of SCLK. When using only one ADS1274/78, tie DIN low. See the [Daisy-Chaining](#) section for more information.

FRAME-SYNC SERIAL INTERFACE

Frame-Sync format is similar to the interface often used on audio ADCs. It operates in slave fashion—the user must supply framing signal FSYNC (similar to the *left/right clock* on stereo audio ADCs) and the serial clock SCLK (similar to the *bit clock* on audio ADCs). The data are output MSB first or *left-justified* on the rising edge of FSYNC. When using Frame-Sync format, the FSYNC and SCLK inputs must be continuously running with the relationships shown in the [Frame-Sync Timing Requirements](#).

SCLK

The serial clock (SCLK) features a Schmitt-triggered input and shifts out data on DOUT on the falling edge. It also shifts in data on the falling edge on DIN when this pin is being used for daisy-chaining. Even though SCLK has hysteresis, it is recommended to keep SCLK as clean as possible to prevent glitches from accidentally shifting the data. When using Frame-Sync format, SCLK must run continuously. If it is shut down, the data readback will be corrupted. The number of SCLKs within a frame period (FSYNC clock) can be any power-of-2 ratio of CLK cycles (1, 1/2, 1/4, etc), as long as the number of cycles is sufficient to shift the data output from all channels within one frame. When the device is configured for modulator output, SCLK becomes the modulator clock output (see the [Modulator Output](#) section).

DRDY/FSYNC (Frame-Sync Format)

In Frame-Sync format, this pin is used as the FSYNC input. The frame-sync input (FSYNC) sets the frame period, which must be the same as the data rate. The required number of f_{CLK} cycles to each FSYNC period depends on the mode selection and the CLKDIV input. [Table 8](#) indicates the number of CLK cycles to each frame (f_{CLK}/f_{DATA}). If the FSYNC period is not the proper value, data readback will be corrupted.

DOUT

The conversion data are shifted out on DOUT[4:1]/[8:1]. The MSB data become valid on DOUT[4:1]/[8:1] after FSYNC goes high. The subsequent bits are shifted out with each falling edge of SCLK. If daisy-chaining, the data shifted in using DIN appear on DOUT[4:1]/[8:1] after all channel data have been shifted out. When the device is configured for modulator output, DOUT becomes the modulator data output (see the [Modulator Output](#) section).

DIN

This input is used when multiple ADS1274/78s are to be daisy-chained together. It can be used with either SPI or Frame-Sync formats. Data are shifted in on the falling edge of SCLK. When using only one ADS1274/78, tie DIN low. See the [Daisy-Chaining](#) section for more information.

DOUT MODES

For both SPI and Frame-Sync interface protocols, the data are shifted out either through individual channel DOUT pins, in a parallel data format (Discrete mode), or the data for all channels are shifted out, in a serial format, through a common pin, DOUT1 (TDM mode).

TDM Mode

In TDM (time-division multiplexed) data output mode, the data for all channels are shifted out, in sequence, on a single pin (DOUT1). As shown in [Figure 77](#), the data from channel 1 are shifted out first, followed by channel 2 data, etc. After the data from the last channel are shifted out, the data from the DIN input follow. The DIN is used to daisy-chain the data output from an additional ADS1274/78 or other compatible device. Note that when all channels of the ADS1274/78 are disabled, the interface is disabled, rendering the DIN input disabled as well. When one or more channels of the device are powered down, the data format of the TDM mode can be fixed or dynamic.




Figure 77. TDM Mode (All Channels Enabled)

TDM Mode, Fixed-Position Data

In this TDM data output mode, the data position of the channels remain fixed, regardless of whether the channels are powered down. If a channel is powered down, the data are forced to zero but occupy the same position within the data stream. [Figure 78](#) shows the data stream with channel 1 and channel 3 powered down.

TDM Mode, Dynamic Position Data

In this TDM data output mode, when a channel is powered down, the data from higher channels shift one position in the data stream to fill the vacated data slot. [Figure 79](#) shows the data stream with channel 1 and channel 3 powered down.

Discrete Data Output Mode

In Discrete data output mode, the channel data are shifted out in parallel using individual channel data output pins DOUT[4:1]/[8:1]. After the 24th SCLK, the channel data are forced to zero. The data are also forced to zero for powered down channels. [Figure 80](#) shows the discrete data output format.




Figure 78. TDM Mode, Fixed-Position Data (Channels 1 and 3 Shown Powered Down)




Figure 79. TDM Mode, Dynamic Position Data (Channels 1 and 3 Shown Powered Down)




Figure 80. Discrete Data Output Mode

DAISY-CHAINING

Multiple ADS1274/78s can be daisy-chained together to output data on a single pin. The DOUT1 data output pin of one device is connected to the DIN of the next device. As shown in Figure 81, the DOUT1 pin of device 1 provides the output data to a controller, and the DIN of device 2 is grounded. Figure 82 shows the data format when reading back data.

The maximum number of channels that may be daisy-chained in this way is limited by the frequency of f_{SCLK} , the mode selection, and the CLKDIV input. The frequency of f_{SCLK} must be high enough to completely shift the data out from all channels within one f_{DATA} period. Table 15 lists the maximum number of daisy-chained channels when $f_{SCLK} = f_{CLK}$.

To increase the number of data channels possible in a chain, a segmented DOUT scheme may be used, producing two data streams. Figure 83 illustrates four ADS1274/78s, with pairs of ADS1274/78s daisy-chained together. The channel data of each daisy-chained pair are shifted out in parallel and received by the processor through independent data channels.


Table 15. Maximum Channels in a Daisy-Chain
($f_{SCLK} = f_{CLK}$)

MODE SELECTION	CLKDIV	MAXIMUM NUMBER OF CHANNELS
High-Speed	1	10
High-Resolution	1	21
Low-Power	1	21
	0	10
Low-Speed	1	106
	0	21

Whether the interface protocol is SPI or Frame-Sync, it is recommended to synchronize all devices by tying the \overline{SYNC} inputs together. When synchronized in SPI protocol, it is only necessary to monitor the \overline{DRDY} output of one ADS1274/78.

In Frame-Sync interface protocol, the data from all devices are ready after the rising edge of FSYNC.

Since DOUT1 and DIN are both shifted on the falling edge of SCLK, the propagation delay on DOUT1 creates a setup time on DIN. Minimize the skew in SCLK to avoid timing violations.



NOTE: The number of chained devices is limited by the SCLK rate and device mode.

Figure 81. Daisy-Chaining of Two Devices, SPI Protocol (FORMAT[2:0] = 000 or 001)





Figure 82. Daisy-Chain Data Format of Figure 81 (ADS1278 shown)




NOTE: The number of chained devices is limited by the SCLK rate and device mode.

Figure 83. Segmented DOUT Daisy-Chain, Frame-Sync Protocol (FORMAT[2:0] = 011 or 100)

POWER SUPPLIES

The ADS1274/78 has three power supplies: AVDD, DVDD, and IOVDD. AVDD is the analog supply that powers the modulator, DVDD is the digital supply that powers the digital core, and IOVDD is the digital I/O power supply. The IOVDD and DVDD power supplies can be tied together if desired (+1.8V). To achieve rated performance, it is critical that the power supplies are bypassed with 0.1µF and 10µF capacitors placed as close as possible to the supply pins. A single 10µF ceramic capacitor may be substituted in place of the two capacitors.

Figure 84 shows the start-up sequence of the ADS1274/78. At power-on, bring up the DVDD supply first, followed by IOVDD and then AVDD. Check the power-supply sequence for proper order, including the ramp rate of each supply. DVDD and IOVDD may be sequenced at the same time (for example, if the supplies are tied together). Each supply has an internal reset circuit whose outputs are summed together to generate a global power-on reset. After the supplies have exceeded the reset thresholds, 2^{18} f_{CLK} cycles are counted before the converter initiates the conversion process. Following the CLK cycles, the data for 129 conversions are suppressed by the ADS1274/78 to allow output of fully-settled data. In SPI protocol, DRDY is held high during this interval. In frame-sync protocol, DOUT is forced to zero. The power supplies should be applied before any analog or digital pin is driven. For consistent performance, assert SYNC after device power-on when data first appear.



(1) The power-supply reset thresholds are approximate.


Figure 84. Start-Up Sequence

MODULATOR OUTPUT

The ADS1274/78 incorporates a 6th-order, single-bit, chopper-stabilized modulator followed by a multi-stage digital filter that yields the conversion results. The data stream output of the modulator is available directly, bypassing the internal digital filter. The digital filter is disabled, reducing the DVDD current, as shown in Table 16. In this mode, an external digital filter implemented in an ASIC, FPGA, or similar device is required. To invoke the modulator output, tie FORMAT[2:0], as shown in Figure 85. DOUT[4:1][8:1] then becomes the modulator data stream outputs for each channel and SCLK becomes the modulator clock output. The DRDY/FSYNC pin becomes an unused output and can be ignored. The normal operation of the Frame-Sync and SPI interfaces is disabled, and the functionality of SCLK changes from an input to an output, as shown in Figure 85.

Table 16. Modulator Output Clock Frequencies

MODE [1:0]	CLKDIV	MODULATOR CLOCK OUTPUT (SCLK)	ADS1274 DVDD (mA)	ADS1278 DVDD (mA)
00	1	$f_{CLK}/4$	4.5	8
01	1	$f_{CLK}/4$	4.0	7
10	1	$f_{CLK}/8$	2.5	4
	0	$f_{CLK}/4$	2.5	4
11	1	$f_{CLK}/40$	1.0	1
	0	$f_{CLK}/8$	0.5	1



(1) The ADS1274 has four channels; the ADS1278 has eight channels.

Figure 85. Modulator Output

In modulator output mode, the frequency of the modulator clock output (SCLK) depends on the mode selection of the ADS1274/78. Table 16 lists the modulator clock output frequency and DVDD current versus device mode.

Figure 86 shows the timing relationship of the modulator clock and data outputs.

The data output is a modulated 1s density data stream. When $V_{IN} = +V_{REF}$, the 1s density is approximately 80% and when $V_{IN} = -V_{REF}$, the 1s density is approximately 20%.




Figure 86. Modulator Output Timing

PIN TEST USING TEST[1:0] INPUTS

The test mode feature of the ADS1274 and ADS1278 allows continuity testing of the digital I/O pins. In this mode, the normal functions of the digital pins are disabled and routed to each other as pairs through internal logic, as shown in Table 17. The pins in the left column drive the output pins in the right column.

Note: some of the digital input pins become outputs; these outputs must be accommodated in the design. The analog input, power supply, and ground pins all remain connected as normal. The test mode is engaged by setting the pins TEST [1:0] = 11. For normal converter operation, set TEST[1:0] = 00. Do not use '01' or '10'.

Table 17. Test Mode Pin Map (TEST[1:0] = 11)

TEST MODE PIN MAP	
INPUT PINS	OUTPUT PINS
$\overline{\text{PWDN}}1$	DOUT1
$\overline{\text{PWDN}}2$	DOUT2
$\overline{\text{PWDN}}3$	DOUT3
$\overline{\text{PWDN}}4$	DOUT4
$\overline{\text{PWDN}}5$	DOUT5
$\overline{\text{PWDN}}6$	DOUT6
$\overline{\text{PWDN}}7$	DOUT7
$\overline{\text{PWDN}}8$	DOUT8
MODE0	DIN
MODE1	$\overline{\text{SYNC}}$
FORMAT0	CLKDIV
FORMAT1	$\overline{\text{FSYNC/DRDY}}$
FORMAT2	SCLK

VCOM OUTPUT

The VCOM pin provides a voltage output equal to $AVDD/2$. The intended use of this output is to set the output common-mode level of the analog input drivers. The drive capability of the output is limited; therefore, the output should only be used to drive high-impedance nodes ($> 1\text{M}\Omega$). In some cases, an external buffer may be necessary. A $0.1\mu\text{F}$ bypass capacitor is recommended to reduce noise pickup.





Figure 87. VCOM Output

APPLICATION INFORMATION

To obtain the specified performance from the ADS1274/78, the following layout and component guidelines should be considered.


1. **Power Supplies:** The device requires three power supplies for operation: DVDD, IOVDD, and AVDD. The allowed range for DVDD is 1.65V to 1.95V; (for $32.768\text{MHz} < f_{\text{CLK}} \leq 37\text{MHz}$: 2.0V to 2.2V) the range of IOVDD is 1.65V to 3.6V; AVDD is restricted to 4.75V to 5.25V. For all supplies, use a 10 μF tantalum capacitor, bypassed with a 0.1 μF ceramic capacitor, placed close to the device pins. Alternatively, a single 10 μF ceramic capacitor can be used. The supplies should be relatively free of noise and should not be shared with devices that produce voltage spikes (such as relays, LED display drivers, etc.). If a switching power-supply source is used, the voltage ripple should be low (less than 2mV) and the switching frequency outside the passband of the converter.
2. **Ground Plane:** A single ground plane connecting both AGND and DGND pins can be used. If separate digital and analog grounds are used, connect the grounds together at the converter.
3. **Digital Inputs:** It is recommended to source-terminate the digital inputs to the device with 50 Ω series resistors. The resistors should be placed close to the driving end of digital source (oscillator, logic gates, DSP, etc.) This placement helps to reduce ringing on the digital lines (ringing may lead to degraded ADC performance).
4. **Analog/Digital Circuits:** Place analog circuitry (input buffer, reference) and associated tracks together, keeping them away from digital circuitry (DSP, microcontroller, logic). Avoid crossing digital tracks across analog tracks to reduce noise coupling and crosstalk.
5. **Reference Inputs:** It is recommended to use a minimum 10 μF tantalum with a 0.1 μF ceramic capacitor directly across the reference inputs, VREFP and VREFN. The reference input should be driven by a low-impedance source. For best performance, the reference should have less than 3 μV_{RMS} in-band noise. For references with noise higher than this level, external reference filtering may be necessary.
6. **Analog Inputs:** The analog input pins must be driven differentially to achieve specified performance. A true differential driver or transformer (ac applications) can be used for this purpose. Route the analog inputs tracks (AINP, AINN) as a pair from the buffer to the converter using short, direct tracks and away from digital tracks. A 1nF to 10nF capacitor should be used directly across the analog input pins, AINP and AINN. A low-k dielectric (such as COG or film type) should be used to maintain low THD. Capacitors from each analog input to ground can be used. They should be no larger than 1/10 the size of the difference capacitor (typically 100pF) to preserve the ac common-mode performance.
7. **Component Placement:** Place the power supply, analog input, and reference input bypass capacitors as close as possible to the device pins. This layout is particularly important for small-value ceramic capacitors. Larger (bulk) decoupling capacitors can be located farther from the device than the smaller ceramic capacitors.

Figure 88 to Figure 90 illustrate basic connections and interfaces that can be used with the ADS1274.




- (1) External Schottky clamp diodes or series resistors may be needed to prevent overvoltage on the inputs. Place the THS4521 drivers close to the ADS1278 inputs.
- (2) Indicates ceramic capacitors.
- (3) Indicates COG ceramic capacitors.
- (4) Optional. For pin test mode.
- (5) U1: SN74LVC1G04; U2: SN74LVC2G74. These components re-clock the ADS1274/78 data output to interface to the TMS320VC5509.
- (6) If CLK > 32.768MHz, use the REF5020 and DVDD = 2.1V.

Figure 88. ADS1274 Basic Connection Drawing



- (1) Bypass with 10μF and 0.1μF capacitors.
- (2) 2.7nF for Low-Power mode; 15nF for Low-Speed mode.
- (3) Alternate driver OPA1632 (using ±12V supplies).

Figure 89. Basic Differential Input Signal Interface



- (1) Bypass with 10μF and 0.1μF capacitors.
- (2) 10nF for Low-Power mode; 56nF for Low-Speed mode.
- (3) Alternate driver OPA1632 (using ±12V supplies).

Figure 90. Basic Single-Ended Input Signal Interface

PowerPAD THERMALLY-ENHANCED PACKAGING

The PowerPAD concept is implemented in standard epoxy resin package material. The integrated circuit is attached to the leadframe die pad using thermally conductive epoxy. The package is molded so that the leadframe die pad is exposed at a surface of the package. This design provides an extremely low thermal resistance to the path between the IC junction and the exterior case. The external surface of the leadframe die pad is located on the printed circuit board (PCB) side of the package, allowing the

die pad to be attached to the PCB using standard flow soldering techniques. This configuration allows efficient attachment to the PCB and permits the board structure to be used as a heatsink for the package. Using a thermal pad identical in size to the die pad and vias connected to the PCB ground plane, the board designer can now implement power packaging without additional thermal hardware (for example, external heatsinks) or the need for specialized assembly instructions.

Figure 91 illustrates a cross-section view of a PowerPAD package.




Figure 91. Cross-Section View of a PowerPAD Thermally-Enhanced Package

PowerPAD PCB Layout Considerations

Figure 92 shows the recommended layer structure for thermal management when using a PowerPAD package on a 4-layer PCB design. Note that the thermal pad is placed on both the top and bottom sides of the board. The ground plane is used as the heatsink, while the power plane is thermally isolated from the thermal vias.

Figure 93 shows the required thermal pad etch pattern for the HTQFP-64 package used for the ADS1274. Nine 13mil (0.33mm) thermal vias plated with 1 ounce of copper are placed within the thermal pad area for the purpose of connecting the pad to the ground plane layer. The ground plane is used as a heatsink in this application. It is very important that the thermal via diameter be no larger than 13mils in order to avoid solder wicking during the reflow process. Solder wicking results in thermal voids that reduce heat dissipation efficiency and hampers heat flow away from the IC die.

The via connections to the thermal pad and internal ground plane should be plated completely around the hole, as opposed to the typical web or spoke thermal relief connection. Plating entirely around the thermal via provides the most efficient thermal connection to the ground plane.

Additional PowerPAD Package Information

Texas Instruments publishes the PowerPAD Thermally Enhanced Package Application Report (TI literature number [SLMA002](#)), available for download at www.ti.com, that provides a more detailed discussion of PowerPAD design and layout considerations. Before attempting a board layout with the ADS1274, it is recommended that the hardware engineer and/or layout designer be familiar with the information contained in this document.




Figure 92. Recommended PCB Structure for a 4-Layer Board




Figure 93. Thermal Pad Etch and Via Pattern for the HTQFP-64 Package

REVISION HISTORY

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision E (September 2010) to Revision F Page

- Deleted selective disclosure statement from document 1

Changes from Revision D (July 2009) to Revision E Page

- Added supplemental timing requirements (t_{DOPD}) to *SPI Format Timing Specification* table 8
- Added supplemental timing requirements (t_{DOPD} and t_{MSBPD}) to *Frame-Sync Format Timing Specification* table 9

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
ADS1274IPAPR	Active	Production	HTQFP (PAP) 64	1000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ADS1274
ADS1274IPAPR.B	Active	Production	HTQFP (PAP) 64	1000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ADS1274
ADS1274IPAPRG4.B	Active	Production	HTQFP (PAP) 64	1000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ADS1274
ADS1274IPAPT	Active	Production	HTQFP (PAP) 64	250 SMALL T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ADS1274
ADS1274IPAPT.B	Active	Production	HTQFP (PAP) 64	250 SMALL T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ADS1274
ADS1274IPAPTG4	Active	Production	HTQFP (PAP) 64	250 SMALL T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ADS1274
ADS1278IPAPR	Active	Production	HTQFP (PAP) 64	1000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 105	ADS1278
ADS1278IPAPR.B	Active	Production	HTQFP (PAP) 64	1000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 105	ADS1278
ADS1278IPAPT	Active	Production	HTQFP (PAP) 64	250 SMALL T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 105	ADS1278
ADS1278IPAPT.B	Active	Production	HTQFP (PAP) 64	250 SMALL T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 105	ADS1278
ADS1278IPAPTG4	Active	Production	HTQFP (PAP) 64	250 SMALL T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 105	ADS1278

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF ADS1278 :

- Enhanced Product : [ADS1278-EP](#)
- Space : [ADS1278-SP](#)

NOTE: Qualified Version Definitions:

- Enhanced Product - Supports Defense, Aerospace and Medical Applications
- Space - Radiation tolerant, ceramic packaging and qualified for use in Space-based application

TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ADS1274IPAPR	HTQFP	PAP	64	1000	330.0	24.4	13.0	13.0	1.5	16.0	24.0	Q2
ADS1274IPAPT	HTQFP	PAP	64	250	180.0	24.4	13.0	13.0	1.5	16.0	24.0	Q2
ADS1278IPAPR	HTQFP	PAP	64	1000	330.0	24.4	13.0	13.0	1.5	16.0	24.0	Q2
ADS1278IPAPT	HTQFP	PAP	64	250	180.0	24.4	13.0	13.0	1.5	16.0	24.0	Q2

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ADS1274IPAPR	HTQFP	PAP	64	1000	350.0	350.0	43.0
ADS1274IPAPT	HTQFP	PAP	64	250	213.0	191.0	55.0
ADS1278IPAPR	HTQFP	PAP	64	1000	350.0	350.0	43.0
ADS1278IPAPT	HTQFP	PAP	64	250	213.0	191.0	55.0

GENERIC PACKAGE VIEW


PAP 64

HTQFP - 1.2 mm max height



10 x 10, 0.5 mm pitch

QUAD FLATPACK

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



4226442/A



4218924/A 01/2022

NOTES:

PowerPAD is a trademark of Texas Instruments.


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs.
4. Strap features may not be present.
5. Reference JEDEC registration MS-026.

EXAMPLE BOARD LAYOUT


PAP0064G

PowerPAD™ TQFP - 1.2 mm max height

PLASTIC QUAD FLATPACK



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:6X



4218924/A 01/2022


NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. This package is designed to be soldered to a thermal pad on the board. See technical brief, Powerpad thermally enhanced package, Texas Instruments Literature No. SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
9. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.
10. Size of metal pad may vary due to creepage requirement.

PAP0064G

PowerPAD™ TQFP - 1.2 mm max height

PLASTIC QUAD FLATPACK



SOLDER PASTE EXAMPLE
EXPOSED PAD
100% PRINTED SOLDER COVERAGE BY AREA
SCALE:6X

STENCIL THICKNESS	SOLDER STENCIL OPENING
0.1	7.83 X 7.83
0.125	7.0 X 7.0 (SHOWN)
0.15	6.39 X 6.39
0.175	5.92 X 5.92

4218924/A 01/2022

NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
12. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated