

# ADS1000-Q1 具有 I<sup>2</sup>C 接口的汽车类、低功耗、单通道、128SPS、12 位 $\Delta$ - $\Sigma$ ADC

## 1 特性

- 符合面向汽车应用的 AEC-Q100 标准：
  - 温度等级 1：-40°C 至 +125°C，T<sub>A</sub>
- 采用微型 SOT-23 封装的完整 12 位数据采集系统
- 低电流消耗：仅 90  $\mu$ A
- 积分非线性：1LSB (最大值)
- 单周期转换
- 可编程增益放大器：
  - 增益 = 1、2、4 或 8
- 数据速率：128SPS
- I<sup>2</sup>C 接口具有两个可用地址
- 电源：2.7V 至 5.5V

## 2 应用

- 汽车音响主机
- 汽车电池管理系统 (BMS)
- 车载充电器
- 混合动力电动汽车/电动汽车逆变器
- 气体传感器：
  - 氮氧化物传感器
  - 烟尘和颗粒物 (PM) 传感器
  - 氧 (O<sub>2</sub>、 $\lambda$ 、A/F) 传感器
  - 氨 (NH<sub>3</sub>) 传感器
  - 其他发射和气体传感器

## 3 说明

ADS1000-Q1 是一款兼容 I<sup>2</sup>C 的串行接口模数 (A/D) 转换器，采用微型 SOT23-6 封装，具有差分输入和 12 位分辨率。将电源用作基准电压，按比例执行转换。ADS1000-Q1 由电压范围为 2.7V 至 5.5V 的单电源供电。

ADS1000-Q1 以 128 个样本/秒 (SPS) 的速率执行转换。板载可编程增益放大器 (PGA) 提供高达 8 的增益，支持以高分辨率测量较小的信号。在单次转换模式下，ADS1000-Q1 会在转换后自动断电，从而大幅降低空闲期间的电流消耗。


ADS1000-Q1 适用于注重空间和功耗的应用。典型应用包括音响主机、电池管理系统、车载充电器以及发射和气体传感器。

### 封装信息

| 器件型号       | 封装 <sup>(1)</sup> | 封装尺寸 <sup>(2)</sup> |
|------------|-------------------|---------------------|
| ADS1000-Q1 | DBV (SOT-23, 6)   | 2.9 mm × 2.8 mm     |

(1) 如需了解所有可用封装，请参阅数据表末尾的可订购产品附录。

(2) 封装尺寸 (长 × 宽) 为标称值，并包括引脚 (如适用)。



功能方框图



## Table of Contents


|  |          |  |           |
|--|----------|--|-----------|
| <b>1 特性</b> .....                              | <b>1</b> | <b>7.3 Feature Description</b> .....                             | <b>8</b>  |
| <b>2 应用</b> .....                              | <b>1</b> | <b>7.4 Device Functional Modes</b> .....                         | <b>8</b>  |
| <b>3 说明</b> .....                              | <b>1</b> | <b>7.5 Programming</b> .....                                     | <b>9</b>  |
| <b>4 Revision History</b> .....                | <b>2</b> | <b>7.6 Register Maps</b> .....                                   | <b>10</b> |
| <b>5 Pin Configuration and Functions</b> ..... | <b>3</b> | <b>8 Application and Implementation</b> .....                    | <b>13</b> |
| <b>6 Specifications</b> .....                  | <b>4</b> | <b>8.1 Application Information</b> .....                         | <b>13</b> |
| 6.1 Absolute Maximum Ratings.....              | 4        | <b>8.2 Typical Applications</b> .....                            | <b>16</b> |
| 6.2 ESD Ratings.....                           | 4        | <b>8.3 Power Supply Recommendations</b> .....                    | <b>19</b> |
| 6.3 Recommended Operating Conditions.....      | 4        | <b>8.4 Layout</b> .....  | <b>19</b> |
| 6.4 Thermal Information.....                   | 5        | <b>9 Device and Documentation Support</b> .....                  | <b>20</b> |
| 6.5 Electrical Characteristics.....            | 5        | 9.1 接收文档更新通知.....  | 20        |
| 6.6 Timing Requirements.....                   | 6        | 9.2 支持资源.....  | 20        |
| 6.7 Timing Diagram.....                        | 6        | 9.3 Trademarks.....  | 20        |
| 6.8 Typical Characteristics.....               | 7        | 9.4 静电放电警告.....  | 20        |
| <b>7 Detailed Description</b> .....            | <b>8</b> | 9.5 术语表.....   | 20        |
| 7.1 Overview.....                              | 8        | <b>10 Mechanical, Packaging, and Orderable Information</b> ..... | <b>20</b> |
| 7.2 Functional Block Diagram.....              | 8        |  |           |

## 4 Revision History

注：以前版本的页码可能与当前版本的页码不同

| <b>Changes from Revision B (April 2015) to Revision C (June 2023)</b>  | <b>Page</b> |
|--|-------------|
| • 更改了文档标题.....   | 1           |
| • 将提到 $I^2C$ 的旧术语实例通篇更改为控制器和目标。.....   | 1           |
| • Added first column to <i>Absolute Maximum Ratings</i> table, changed <i>Analog input voltage</i> parameter minimum and maximum specifications and <i>Digital input voltage</i> parameter minimum specifications..... | 4           |
| • Added ESD classification levels to <i>ESD Ratings</i> table.....   | 4           |
| • Deleted <i>Power-supply voltage</i> parameter from <i>Electrical Characteristics</i> table.....  | 5           |
| • Changed <i>SCLK</i> to <i>SCL</i> in <i>Timing Requirements</i> table.....   | 6           |
| • Changed bit setting notation from hexadecimal to binary where beneficial for clarity throughout <i>Register Map</i> section.....   | 10          |
| • Added <i>RW</i> type to bits 4, 1, and 0 and clarified bit 4 description in <i>Configuration Register Field Descriptions</i> table.....  | 11          |
| • Deleted <i>PGA Bits</i> table, added description to <i>PGA[1:0]</i> bit field in <i>Configuration Register Field Descriptions</i> table.....   | 11          |
| • Changed and moved <i>Timing Diagram for Reading from the ADS1000-Q1</i> figure to the <i>Reading From the ADS1000-Q1</i> section.....  | 12          |
| • Changed <i>Timing Diagram for Writing to the ADS1000-Q1</i> figure.....  | 12          |
| • Changed <i>Connecting Multiple ADS1000-Q1 Devices</i> figure.....  | 14          |
| • Changed <i>Using GPIO With a Single ADS1000-Q1</i> figure.....   | 14          |
| • Deleted level-shifting discussion from <i>Single-Ended Inputs</i> section.....   | 15          |
| • Changed first paragraph in <i>Single-Ended Inputs</i> section.....   | 15          |
| • Changed <i>Current Shunt Monitor Application</i> figure.....   | 16          |
| • Changed $V_{supply}$ to $V_{DD}$ in 方程式 9 .....  | 17          |
| <b>Changes from Revision A (August 2010) to Revision B (April 2015)</b>  | <b>Page</b> |
| • 添加了 <i>ESD</i> 等级表、特性说明部分、器件功能模式、应用和实施部分、电源相关建议部分、布局部分、器件和文档支持部分以及机械、封装和可订购信息部分.....   | 1           |

## 5 Pin Configuration and Functions



Marking text direction indicates pin 1. Marking text depends on I<sup>2</sup>C address; see the [Mechanical, Packaging, and Orderable Information](#) section.

图 5-1. DBV Package, 6-Pin SOT-23 (Top View)

表 5-1. Pin Functions

| PIN              |     | TYPE | DESCRIPTION                 |
|------------------|-----|------|-----------------------------|
| NAME             | NO. |      |                             |
| GND              | 2   | —    | Ground                      |
| SCL              | 3   | I    | Serial clock line           |
| SDA              | 4   | I/O  | Serial data line            |
| V <sub>DD</sub>  | 5   | I    | Power supply                |
| V <sub>IN-</sub> | 6   | I    | Negative differential input |
| V <sub>IN+</sub> | 1   | I    | Positive differential input |

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

|                       |                       | MIN       | MAX            | UNIT |
|-----------------------|-----------------------|-----------|----------------|------|
| Power-supply voltage  | $V_{DD}$ to GND       | - 0.3     | 6              | V    |
| Input current         | Momentary             |           | 100            | mA   |
|                       | Continuous            |           | 10             |      |
| Analog input voltage  | $V_{IN+}$ , $V_{IN-}$ | GND - 0.3 | $V_{DD} + 0.3$ | V    |
| Digital input voltage | SDA, SCL              | GND - 0.5 | 6              | V    |
| Temperature           | Junction, $T_J$       |           | 150            | °C   |
|                       | Operating, $T_A$      | - 40      | 125            |      |
|                       | Storage               | - 60      | 150            |      |

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 6.2 ESD Ratings

|             |                         |   |             | VALUE | UNIT |
|-------------|-------------------------|---|-------------|-------|------|
| $V_{(ESD)}$ | Electrostatic discharge | Human body model (HBM), per AEC-Q100-002 <sup>(1)</sup><br>HBM ESD classification level 2 |             | ±2000 | V    |
|             |                         | Charged device model (CDM), per AEC-Q100-011<br>CDM ESD classification level C4B          | All pins    | ±500  |      |
|             |                         |   | Corner pins | ±750  |      |

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

|                                  |                          | MIN       | NOM                    | MAX            | UNIT |
|----------------------------------|--------------------------|-----------|------------------------|----------------|------|
| <b>POWER-SUPPLY REQUIREMENTS</b> |                          |           |                        |                |      |
| $V_{DD}$                         | Power-supply voltage     | 2.7       |                        | 5.5            | V    |
| <b>ANALOG INPUT</b>              |                          |           |                        |                |      |
| $V_{IN+}$ , $V_{IN-}$            | Absolute input voltage   | GND - 0.2 |                        | $V_{DD} + 0.2$ | V    |
| $V_{IN+} - V_{IN-}$              | Full-scale input voltage |           | ± $V_{DD} / PGA^{(1)}$ |                | V    |

- (1) Each input,  $V_{IN+}$  and  $V_{IN-}$ , must meet the absolute input voltage specifications.

## 6.4 Thermal Information

| THERMAL METRIC <sup>(1)</sup> |  | DBV (SOT-23) | UNIT |
|-------------------------------|--|--------------|------|
|                               |  | 6 PINS       |      |
| $R_{\theta JA}$               | Junction-to-ambient thermal resistance       | 182.2        | °C/W |
| $R_{\theta JC(top)}$          | Junction-to-case (top) thermal resistance    | 126.5        | °C/W |
| $R_{\theta JB}$               | Junction-to-board thermal resistance         | 34.1         | °C/W |
| $\psi_{JT}$                   | Junction-to-top characterization parameter   | 20.7         | °C/W |
| $\psi_{JB}$                   | Junction-to-board characterization parameter | 33.4         | °C/W |
| $R_{\theta JC(bot)}$          | Junction-to-case (bottom) thermal resistance | N/A          | °C/W |

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application note.

## 6.5 Electrical Characteristics

all specifications at  $T_A = -40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ ,  $V_{DD} = 5\text{ V}$ ,  $\text{GND} = 0\text{ V}$ , and all PGA gain settings (unless otherwise noted)

| PARAMETER            |                              | TEST CONDITIONS         | MIN                 | TYP | MAX | UNIT                  |
|----------------------|------------------------------|-------------------------|---------------------|-----|-----|-----------------------|
| ANALOG INPUT         |                              |                         |                     |     |     |                       |
|                      | Differential input impedance |                         | 2.4 / PGA           |     |     | MΩ                    |
|                      | Common-mode input impedance  |                         | 8                   |     |     | MΩ                    |
| SYSTEM PERFORMANCE   |                              |                         |                     |     |     |                       |
|                      | Resolution                   | No missing codes        | 12                  |     |     | Bits                  |
|                      | Data rate                    |                         | 104                 | 128 | 184 | SPS                   |
| INL                  | Integral nonlinearity        |                         | ±0.1                |     |     | 1 LSB                 |
|                      | Offset error                 |                         | 1                   |     |     | ±2 LSB                |
|                      | Gain error                   |                         | 0.01%               |     |     | 0.1%                  |
| DIGITAL INPUT/OUTPUT |                              |                         |                     |     |     |                       |
| Logic level          |                              |                         |                     |     |     |                       |
| V <sub>IH</sub>      | Input voltage, high          |                         | 0.7 V <sub>DD</sub> |     |     | 6 V                   |
| V <sub>IL</sub>      | Input voltage, low           |                         | GND - 0.5           |     |     | 0.3 V <sub>DD</sub> V |
| V <sub>OL</sub>      | Output voltage, low          | I <sub>OL</sub> = 3 mA  | GND                 |     |     | 0.4 V                 |
| Input leakage        |                              |                         |                     |     |     |                       |
| I <sub>IH</sub>      | Input current, high          | V <sub>IH</sub> = 5.5 V |                     |     |     | 10 μA                 |
| I <sub>IL</sub>      | Input current, low           | V <sub>IL</sub> = GND   | - 10                |     |     | μA                    |
| POWER SUPPLY         |                              |                         |                     |     |     |                       |
|                      | Supply current               | Power-down              | 0.05                |     |     | 2 μA                  |
|                      |                              | Active                  | 90                  |     |     | 150                   |
|                      | Power dissipation            | V <sub>DD</sub> = 5 V   | 450                 |     |     | 750 μW                |
|                      |                              | V <sub>DD</sub> = 3 V   | 210                 |     |     |                       |

## 6.6 Timing Requirements

| PARAMETER     |   | FAST MODE |     | HIGH-SPEED MODE |     | UNIT |
|---------------|---|-----------|-----|-----------------|-----|------|
|               |   | MIN       | MAX | MIN             | MAX |      |
| $f_{(SCL)}$   | SCL operating frequency   |           | 0.4 |                 | 3.4 | MHz  |
| $t_{(BUF)}$   | Bus free time between STOP and START conditions   | 600       |     | 160             |     | ns   |
| $t_{(HDSTA)}$ | Hold time after repeated START condition.<br>After this period, the first clock is generated. | 600       |     | 160             |     | ns   |
| $t_{(SUSTA)}$ | Repeated START condition setup time   | 600       |     | 160             |     | ns   |
| $t_{(SUSTO)}$ | STOP condition setup time   | 600       |     | 160             |     | ns   |
| $t_{(HDDAT)}$ | Data hold time  | 0         |     | 0               |     | ns   |
| $t_{(SUDAT)}$ | Data setup time   | 100       |     | 10              |     | ns   |
| $t_{(LOW)}$   | SCL low period  | 1300      |     | 160             |     | ns   |
| $t_{(HIGH)}$  | SCL high period   | 600       |     | 60              |     | ns   |
| $t_F$         | Clock, data fall time   |           | 300 |                 | 160 | ns   |
| $t_R$         | Clock, data rise time   |           | 300 |                 | 160 | ns   |

## 6.7 Timing Diagram




图 6-1. I<sup>2</sup>C Timing Diagram

## 6.8 Typical Characteristics

at  $T_A = 25^\circ\text{C}$  and  $V_{DD} = 5\text{ V}$  (unless otherwise noted)




图 6-2. Supply Current vs Temperature




图 6-3. Supply Current vs I<sup>2</sup>C Bus Frequency




图 6-4. Offset Error vs Temperature




图 6-5. Gain Error vs Temperature




图 6-6. Data Rate vs Temperature


## 7 Detailed Description

### 7.1 Overview

The ADS1000-Q1 is a fully differential, 12-bit A/D converter. The ADS1000-Q1 allows users to obtain precise measurements with a minimum of effort, and the device is easy to design with and configure.

The ADS1000-Q1 consists of an A/D converter core with adjustable gain, a clock generator, and an I<sup>2</sup>C interface. Each of these blocks are described in detail in the following sections.

### 7.2 Functional Block Diagram



### 7.3 Feature Description

#### 7.3.1 Analog-to-Digital Converter

The ADS1000-Q1 uses a switched-capacitor input stage. To external circuitry, this stage functions roughly like a resistance. The resistance value depends on the capacitor values and the rate at which the values are switched. The switching clock is generated by the onboard clock generator, so the frequency, nominally 275 kHz, is dependent on supply voltage and temperature. The capacitor values depend on the PGA setting.

The common-mode and differential input impedances are different. For a gain setting of PGA, the differential input impedance is typically  $2.4 \text{ M}\Omega / \text{PGA}$ . The common-mode input impedance is typically  $8 \text{ M}\Omega$ .

#### 7.3.2 Clock Generator

The ADS1000-Q1 features an onboard clock generator. 图 6-6 in the [Typical Characteristics](#) illustrates variations in data rate over supply voltage and temperature. The ADS1000-Q1 cannot be operated with an external clock.

### 7.4 Device Functional Modes

#### 7.4.1 Operating Modes

The ADS1000-Q1 operates in one of two modes: continuous conversion or single conversion.

In continuous conversion mode, the ADS1000-Q1 continuously performs conversions. When a conversion completes, the ADS1000-Q1 places the result in the output register, and immediately begins another conversion. When the ADS1000-Q1 is in continuous conversion mode, the ST/BSY bit in the configuration register always reads 1b.

In single conversion mode, the ADS1000-Q1 waits until the ST/BSY bit in the conversion register is set to 1b. When this bit is set, the ADS1000-Q1 powers up and performs a single conversion. After the conversion completes, the ADS1000-Q1 places the result in the output register, resets the ST/BSY bit to 0b, and powers down. Writing a 1b to ST/BSY while a conversion is in progress has no effect.

When switching from continuous conversion mode to single conversion mode, the ADS1000-Q1 completes the current conversion, resets the ST/BSY bit to 0b, and powers down the device.



### 7.4.2 Reset and Power Up

When the ADS1000-Q1 powers up, the device automatically performs a reset. As part of the reset, the ADS1000-Q1 sets all of the bits in the configuration register to the respective default settings.

The ADS1000-Q1 responds to the I<sup>2</sup>C general-call reset command. When the ADS1000-Q1 receives a general call reset, the device performs an internal reset, exactly as if the ADS1000-Q1 was just powered on.

## 7.5 Programming

### 7.5.1 I<sup>2</sup>C Interface

The ADS1000-Q1 communicates through an inter-integrated circuit (I<sup>2</sup>C) interface. The I<sup>2</sup>C interface is a two-wire, open-drain interface supporting multiple devices and controllers on a single bus. Devices on the I<sup>2</sup>C bus only drive the bus lines low, by connecting the lines to ground; the devices never drive the bus lines high. Instead, the bus wires are pulled high by pullup resistors, so the bus wires are high when no device is driving them low. This way, two devices cannot conflict; if two devices drive the bus simultaneously, there is no driver contention.

Communication on the I<sup>2</sup>C bus always takes place between two devices, one acting as the controller and the other acting as the target. Both controllers and targets can read and write, but targets can only do so under the direction of the controller. Some I<sup>2</sup>C devices can act as controllers or targets, but the ADS1000-Q1 can only act as a target device.

An I<sup>2</sup>C bus consists of two lines, SDA and SCL. SDA carries data, SCL provides the clock. All data are transmitted across the I<sup>2</sup>C bus in groups of eight bits. To send a bit on the I<sup>2</sup>C bus, the SDA line is driven to the bit level while SCL is low (a low on SDA indicates the bit is 0b; a high indicates the bit is 1b). When the SDA line has settled, the SCL line is brought high, then low. This pulse on SCL clocks the SDA bit into the receiver shift register.

The I<sup>2</sup>C bus is bidirectional: the SDA line is used both for transmitting and receiving data. When a controller reads from a target, the target drives the data line; when a controller sends to a target, the controller drives the data line. The controller always drives the clock line. The ADS1000-Q1 never drives SCL, because the device cannot act as a controller. On the ADS1000-Q1, SCL is an input only.

Most of the time the bus is idle, no communication takes place, and both lines are high. When communication takes place, the bus is active. Only controller devices can start a communication. These devices initiate a communication by causing a start condition on the bus. Normally, the data line is only allowed to change state while the clock line is low. If the data line changes state while the clock line is high, the data line is either a *start* condition or a *stop* condition. A start condition is when the clock line is high and the data line goes from high to low. A stop condition is when the clock line is high and the data line goes from low to high.

After the controller issues a start condition, the controller sends a byte that indicates which target device to communicate to. This byte is called the *address byte*. Each device on an I<sup>2</sup>C bus has a unique 7-bit address to which the device responds. (Targets can also have 10-bit addresses; see the I<sup>2</sup>C specification for details.) The controller sends an address in the address byte, together with a bit that indicates whether a read from or write to the target device is needed.

Every byte transmitted on the I<sup>2</sup>C bus, whether address or data, is acknowledged with an *acknowledge* bit. When a controller finishes sending a byte, eight data bits, to a target, the controller stops driving SDA and waits for the target to acknowledge the byte. The target acknowledges the byte by pulling SDA low. The controller then sends a clock pulse to clock the acknowledge bit. Similarly, when a controller has finished reading a byte, the controller pulls SDA low to acknowledge to the target that the byte has been read. The controller then sends a clock pulse to clock the bit. (Remember that the controller always drives the clock line.)

A *not-acknowledge* is performed by simply leaving SDA high during an acknowledge cycle. If a device is not present on the bus, and the controller attempts to address the device, the controller receives a not-acknowledge because no device is present at that address to pull the line low.

When a controller has finished communicating with a target, the controller can issue a stop condition. When a stop condition is issued, the bus becomes idle again. A controller can also issue another start condition. When a start condition is issued while the bus is active, this condition is called a *repeated start condition*.

Figure 6-1 illustrates a timing diagram for an ADS1000-Q1 I<sup>2</sup>C transaction. The [Timing Requirements](#) table gives the parameters for this diagram.

### 7.5.2 ADS1000-Q1 I<sup>2</sup>C Addresses

The ADS1000-Q1 I<sup>2</sup>C address is either 1001000b or 1001001b, set at the factory. The address is identified with an A0 or an A1 within the orderable name.

The two different I<sup>2</sup>C variants are also marked differently. Devices with an I<sup>2</sup>C address of 1001000b have packages marked *BD0*, while devices with an I<sup>2</sup>C address of 1001001b are marked with *BD1*.

### 7.5.3 I<sup>2</sup>C General Call

The ADS1000-Q1 responds to a general-call reset, which is an address byte of 00h followed by a data byte of 06h. The ADS1000-Q1 acknowledges both bytes.

On receiving a general-call reset, the ADS1000-Q1 performs a full internal reset, just as though the device was powered off and then on. If a conversion is in process, the conversion is interrupted; the output register is set to zero, and the configuration register returns to the default setting.

The ADS1000-Q1 always acknowledges the general call address byte of 00h, but the device does not acknowledge any general call data bytes other than 04h or 06h.

### 7.5.4 I<sup>2</sup>C Data Rates

The I<sup>2</sup>C bus operates in one of three speed modes: *standard*, which allows a clock frequency of up to 100 kHz; *fast*, which allows a clock frequency of up to 400 kHz; and *high-speed* mode (also called Hs mode), which allows a clock frequency of up to 3.4 MHz. The ADS1000-Q1 is fully compatible with all three modes.

No special action must be taken to use the ADS1000-Q1 in standard or fast modes, but high-speed mode must be activated. To activate high-speed mode, send a special address byte of 00001XXXb following the start condition, where the XXX bits are unique to the Hs-capable controller. This byte is called the *Hs controller code*. (This byte is different from normal address bytes; the low bit does not indicate read/write status.) The ADS1000-Q1 does not acknowledge this byte; the I<sup>2</sup>C specification prohibits acknowledgment of the Hs controller code. On receiving a controller code, the ADS1000-Q1 switches on the high-speed mode filters, and communicates at up to 3.4 MHz. The ADS1000-Q1 switches out of Hs mode with the next stop condition.

For more information on high-speed mode, consult the I<sup>2</sup>C specification.

### 7.5.5 Output Code Calculation

The ADS1000-Q1 outputs codes in binary two's-complement format. The output code is confined to the range of numbers: –2048 to 2047, and is given by:

$$\text{Output Code} = 2048(\text{PGA}) \left( \frac{V_{\text{IN}+} - V_{\text{IN}-}}{V_{\text{DD}}} \right) \quad (1)$$

## 7.6 Register Maps

The ADS1000-Q1 has two registers that are accessible through the I<sup>2</sup>C port. The output register contains the result of the last conversion; the configuration register allows users to change the ADS1000-Q1 operating mode and query the status of the device.

## 7.6.1 Output Register

The 16-bit output register contains the result of the last conversion in binary two's-complement format. Because the port yields 12 bits of data, the ADS1000-Q1 outputs right-justified and sign-extended codes. This format enables averaging using a 16-bit accumulator. The output register format is shown in 图 7-1.

Following reset or power-up, the output register is set to 00h and remains zero until the first conversion is completed. Therefore, if the ADS1000-Q1 is read just after reset or power-up, the output register reads 00h.

图 7-1. Output Register

| 15                 | 14                 | 13                 | 12                 | 11  | 10  | 9  | 8  | 7  | 6  | 5  | 4  | 3  | 2  | 1  | 0  |
|--------------------|--------------------|--------------------|--------------------|-----|-----|----|----|----|----|----|----|----|----|----|----|
| D15 <sup>(1)</sup> | D14 <sup>(1)</sup> | D13 <sup>(1)</sup> | D12 <sup>(1)</sup> | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |

(1) D15 – D12 are sign extensions of 12-bit data.

## 7.6.2 Configuration Register

A user controls the ADS1000-Q1 operating mode and PGA settings through the 8-bit configuration register. The configuration register format is shown in 图 7-2. The default setting is 80h.

图 7-2. Configuration Register

| 7      | 6        | 5 | 4 | 3  | 2        | 1 | 0        |
|--------|----------|---|---|----|----------|---|----------|
| ST/BSY | Reserved |   |   | SC | Reserved |   | PGA[1:0] |

表 7-1. Configuration Register Field Description


| Bit | Field    | Type | Reset | Description   |
|-----|----------|------|-------|---|
| 7   | ST/BSY   | RW   | 1b    | The meaning of the ST/BSY bit depends on whether the bit is being written to or read from. In single conversion mode, writing a 1b to the ST/BSY bit causes a conversion to start, and writing a 0b has no effect. In continuous conversion mode, the ADS1000-Q1 ignores the value written to ST/BSY. When read in single conversion mode, ST/BSY indicates whether the A/D converter is busy taking a conversion. If ST/BSY is read as 1b, the A/D converter is busy, and a conversion is taking place; if 0b, no conversion is taking place, and the result of the last conversion is available in the output register. In continuous conversion mode, ST/BSY is always read as 1b. |
| 6-5 | Reserved | R    | 00b   | Reserved. Always reads 00b.   |
| 4   | SC       | RW   | 0b    | SC controls whether the ADS1000-Q1 is in continuous conversion or single conversion mode.<br>0b: Continuous conversion mode<br>1b: Single conversion mode   |
| 3-2 | Reserved | R    | 00b   | Reserved. Always reads 00b.   |
| 1-0 | PGA[1:0] | RW   | 00b   | PGA[1:0] bits control the ADS1000-Q1 gain setting.<br>00b: Gain = 1<br>01b: Gain = 2<br>10b: Gain = 4<br>11b: Gain = 8  |

### 7.6.3 Reading From the ADS1000-Q1

The output register and the contents of the configuration register can be read from the ADS1000-Q1. To read data, address the ADS1000-Q1 for reading, and read three bytes from the device. The first two bytes are the output register contents; the third byte is the configuration register contents.

Three bytes do not always have to read from the ADS1000-Q1. If only the contents of the output register are needed, read only two bytes.

Reading more than three bytes from the ADS1000-Q1 has no effect. All bytes beginning with the fourth byte are FFh. 图 7-3 shows a timing diagram of an ADS1000-Q1 read operation.




**图 7-3. Timing Diagram for Reading from the ADS1000-Q1**

#### 7.6.4 Writing to the ADS1000-Q1

New content can be written into the configuration register (the contents of the output register cannot be changed). To write new content, address the ADS1000-Q1 for writing, and write one byte to the device. This byte is written into the configuration register.

Writing more than one byte to the ADS1000-Q1 has no effect. The ADS1000-Q1 ignores any bytes sent after the first one, and only acknowledges the first byte. 图 7-4 shows a timing diagram of an ADS1000-Q1 write operation.



**图 7-4. Timing Diagram for Writing to the ADS1000-Q1**

## 8 Application and Implementation

### 备注

以下应用部分中的信息不属于 TI 器件规格的范围，TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计，以确保系统功能。

### 8.1 Application Information

The following sections give example circuits and suggestions for using the ADS1000-Q1 in various situations.

#### 8.1.1 Basic Connections

A basic connection diagram for the ADS1000-Q1 is shown in 图 8-1.

The fully differential voltage input of the ADS1000-Q1 is ideal for connection to differential sources with moderately low source impedance, such as bridge sensors and thermistors. Although the ADS1000-Q1 can read bipolar differential signals, the device cannot accept negative voltages on either input. Think of the ADS1000-Q1 positive voltage input as noninverting, and of the negative input as inverting.

When the ADS1000-Q1 is converting, the device draws current in short spikes. The 0.1- $\mu$ F bypass capacitor supplies the momentary bursts of extra current needed from the supply.

The ADS1000-Q1 interfaces directly to standard mode, fast mode, and high-speed mode I<sup>2</sup>C controllers. Any microcontroller I<sup>2</sup>C peripheral, including controller-only and non-multiple-controller I<sup>2</sup>C peripherals, work with the ADS1000-Q1. The ADS1000-Q1 does not perform clock-stretching (that is, the device never pulls the clock line low), so providing for this function is not necessary unless other devices are on the same I<sup>2</sup>C bus.

Pullup resistors are necessary on both the SDA and SCL lines because I<sup>2</sup>C bus drivers are open-drain. The size of these resistors depends on the bus operating speed and capacitance of the bus lines. Higher-value resistors consume less power, but increase the transition times on the bus, limiting the bus speed. Lower-value resistors allow higher speed at the expense of higher power consumption. Long bus lines have higher capacitance and require smaller pullup resistors to compensate. The resistors must not be too small; if they are, the bus drivers can possibly be unable to pull the bus lines low.




图 8-1. Typical Connections of the ADS1000-Q1

### 8.1.1.1 Connecting Multiple Devices

Two ADS1000-Q1 devices can be operated on the same I<sup>2</sup>C bus. Multiple devices can be connected to a single bus (provided that the I<sup>2</sup>C addresses are different). An example showing two ADS1000-Q1 devices and one ADS1100 connected on a single bus is shown in 图 8-2.

Only one set of pullup resistors is needed per bus. The pullup resistor values may need to be lowered to compensate for the additional bus capacitance presented by multiple devices and increased line length.




图 8-2. Connecting Multiple ADS1000-Q1 Devices

### 8.1.1.2 Using GPIO Ports For I<sup>2</sup>C

Most microcontrollers have programmable input and output pins that can be set in software to act as inputs or outputs. If an I<sup>2</sup>C controller is not available, the ADS1000-Q1 can be connected to GPIO pins, and the I<sup>2</sup>C bus protocol simulated, or bit-banged, in software. An example of this process for a single ADS1000-Q1 is shown in 图 8-3.




图 8-3. Using GPIO With a Single ADS1000-Q1

Bit-banging the I<sup>2</sup>C with GPIO pins can be done by setting the GPIO line to zero and toggling the line between input and output modes to apply the proper bus states. To drive the line low, the pin is set to output a 0b; to let the line go high, the pin is set to an input. When the pin is set to an input, the state of the pin can be read; if another device is pulling the line low, the controller reads 0b in the port input register.

No pullup resistor is shown on the SCL line. In this simple case, the resistor is not needed; the microcontroller can simply leave the line configured as an output, set to 1b or 0b as appropriate. The microcontroller can leave the line as an output because the ADS1000-Q1 never drives the clock line low. This technique can also be used with multiple devices, and has the advantage of lower current consumption resulting from the absence of a resistive pullup.

If there are any devices on the bus that can drive their clock lines low, do not use this method. The SCL line must be high-Z or zero and a pullup resistor must be provided as usual. This method cannot be done on the SDA line in any case, because the ADS1000-Q1 does drive the SDA line low from time to time, as all I<sup>2</sup>C devices do.

Some microcontrollers have selectable strong pullup circuits built into the GPIO ports. In some cases, these circuits can be switched on and used in place of an external pullup resistor. Weak pullup resistors are also provided on some microcontrollers, but usually these resistors are too weak for I<sup>2</sup>C communication. If there is any doubt about the matter, test the circuit before committing to production.

### 8.1.1.3 Single-Ended Inputs

Although the ADS1000-Q1 has a fully differential input, the device can easily measure single-ended signals. A simple single-ended connection scheme is shown in 图 8-4. The ADS1000-Q1 is configured for single-ended measurement by grounding either of the input pins, usually  $V_{IN-}$ , and applying the input signal to  $V_{IN+}$ . The single-ended signal can range from  $-0.2\text{ V}$  to  $AV_{DD} + 0.2\text{ V}$ . The ADS1000-Q1 loses no linearity anywhere in the input range. Negative voltages cannot be applied to this circuit because the ADS1000-Q1 inputs can only accept positive voltages.




图 8-4. Measuring Single-Ended Inputs

The ADS1000-Q1 input range is bipolar differential with respect to the reference, that is,  $\pm V_{DD}$ . The single-ended circuit shown in 图 8-4 covers only half the ADS1000-Q1 input scale because this circuit does not produce differentially negative inputs; therefore, one bit of resolution is lost.

## 8.2 Typical Applications

### 8.2.1 ADS1000-Q1 With Current-Shunt Monitor




图 8-5. Current Shunt Monitor Application

#### 8.2.1.1 Design Requirements

For this design example, the ADS1000-Q1 is paired with a current shunt monitor. Bidirectional current monitoring is required when there is both charging and discharging. The requirements for this example are:

- Voltage across current shunt varies from  $-15\text{ mV}$  to  $15\text{ mV}$
- $3.3\text{-V}$  supply
- $1\text{-V}$  rail available as reference

#### 8.2.1.2 Detailed Design Procedure

##### 8.2.1.2.1 Part Selection

The [INA213A-Q1](#) is chosen because of the device low offset and zero drift. The ADS1000-Q1 has a low noise floor, so the device can support more of the gain. For this reason, the lowest gain option is chosen from the INA21x-Q1 family. The [INA213A-Q1](#) has a gain of 50.

##### 8.2.1.2.1.1 Gain Settings

First, determine what the full-scale differential range is in the ADS1000-Q1 device.

$$V_{fs} = V_{IN_{diff}} \times G_{INA213} \quad (2)$$

$$V_{fs} = \pm 15\text{ mV} \times 50 \quad (3)$$

$$V_{fs} = \pm 0.75\text{ V} \quad (4)$$

By reviewing the recommended full-scale input voltage of the ADS1000-Q1, a gain of 4 can be determined to satisfy the conditions.

$$V_{fs} \leq \pm V_{DD} / PGA \quad (5)$$

$$V_{fs} \leq \pm 3.3\text{ V} / 4 \quad (6)$$

$$V_{fs} \leq \pm 0.825\text{ V} \quad (7)$$



### 8.2.1.2.1.2 Circuit Implementation

Because the ADS1000-Q1 has a differential input, connect the reference voltage of the [INA213A-Q1](#) to the negative input terminal of the ADS1000-Q1. Because bidirectional current sensing is required in this application, VREF must be chosen so that:

$$V_{REF} > V_{fs} / 2 \quad (8)$$

$$V_{REF} < V_{DD} - V_{fs} / 2 \quad (9)$$

where  $V_{fs} = 1.5 \text{ V}$

A 1-V reference works for this example. Because the ADS1000-Q1 is a differential input ADC, a resistive divider can be used to generate the reference voltage because of impedance effects on the INA213-Q1 are canceled out by the ADS1000-Q1. When using a single-ended ADC with the [INA213A-Q1](#), do not use a voltage divider to generate the reference voltage.

### 8.2.1.3 Application Curve




图 8-6. Input Voltage vs ADC Code in Bidirectional Current Sensing Application

## 8.2.2 Low-Side Current Measurement




图 8-7. Low-Side Current Measurement Schematic

### 8.2.2.1 Design Requirements

图 8-7 shows a circuit for a low-side, shunt-type current monitor. The circuit reads the voltage across a shunt resistor, which is sized as small as possible while still giving a readable output voltage. This voltage is amplified by an [OPA333-Q1](#) low-drift operational amplifier, and the result is read by the ADS1000-Q1. The maximum voltage across the current shunt is 50 mV. This design uses a 5-V power supply.

### 8.2.2.2 Detailed Design Procedure

Operate the ADS1000-Q1 at a gain of 8. The gain of the [OPA333-Q1](#) can then be set lower. For a gain of 8, configure the operational amplifier to give a maximum output voltage of no greater than 0.75 V. If the shunt resistor is sized to provide a maximum voltage drop of 50 mV at full-scale current, the full-scale input to the ADS1000-Q1 is 0.63 V.

## 8.3 Power Supply Recommendations

The ADS1000-Q1 is fabricated in a small-geometry low-voltage process. The analog inputs feature protection diodes to the supply rails. However, the current-handling ability of these diodes is limited, and the ADS1000-Q1 can be permanently damaged by analog input voltages that remain more than approximately 300 mV beyond the rails for extended periods. One way to protect against overvoltage is to place current-limiting resistors on the input lines. The ADS1000-Q1 analog inputs can withstand momentary currents of as large as 10 mA.

This process does not apply to the I<sup>2</sup>C ports, which can both be driven to 6 V regardless of the supply.

If the ADS1000-Q1 is driven by an operational amplifier with high voltage supplies, such as  $\pm 12$  V, protection must be provided, even if the operational amplifier is configured to not output out-of-range voltages. Many operational amplifiers seek to one of the supply rails immediately when power is applied, usually before the input has stabilized; this momentary spike can damage the ADS1000-Q1. Sometimes this damage is incremental and results in slow, long-term failure that can be disastrous for permanently installed, low-maintenance systems.

If using an operational amplifier or other front-end circuitry with the ADS1000-Q1, be sure to take the performance characteristics of this circuitry into account; a chain is only as strong as the weakest link.

Any data converter is only as good as the reference. For the ADS1000-Q1, the reference is the power supply, and the power supply must be clean enough to achieve the desired performance. If a power-supply filter capacitor is used, place this capacitor close to the V<sub>DD</sub> pin, with no vias placed between the capacitor and the pin. The trace leading to the pin must be as wide as possible, even if the trace must be necked down at the device.

## 8.4 Layout

### 8.4.1 Layout Guidelines

An optimum layout for the ADS1000-Q1 helps reduce noise and improve performance. The decoupling capacitor on V<sub>DD</sub> must be placed as close to the V<sub>DD</sub> pin as possible. Also, the analog input pins (V<sub>IN+</sub> and V<sub>IN-</sub>) must be routed carefully to reduce noise.

### 8.4.2 Layout Example




图 8-8. ADS1000-Q1 Layout Recommendation

## 9 Device and Documentation Support

### 9.1 接收文档更新通知

要接收文档更新通知，请导航至 [ti.com](https://www.ti.com) 上的器件产品文件夹。点击 [订阅更新](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

### 9.2 支持资源

[TI E2E™ 支持论坛](#) 是工程师的重要参考资料，可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的《[使用条款](#)》。

### 9.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

### 9.4 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

### 9.5 术语表

#### TI 术语表

本术语表列出并解释了术语、首字母缩略词和定义。

## 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

## PACKAGING INFORMATION

| Orderable part number            | Status<br>(1) | Material type<br>(2) | Package   Pins   | Package qty   Carrier | RoHS<br>(3) | Lead finish/<br>Ball material<br>(4) | MSL rating/<br>Peak reflow<br>(5) | Op temp (°C) | Part marking<br>(6) |
|----------------------------------|---------------|----------------------|------------------|-----------------------|-------------|--------------------------------------|-----------------------------------|--------------|---------------------|
| <a href="#">ADS1000A0QDBVRQ1</a> | Active        | Production           | SOT-23 (DBV)   6 | 3000   LARGE T&R      | Yes         | NIPDAU                               | Level-1-260C-UNLIM                | -40 to 125   | BSKQ                |
| ADS1000A0QDBVRQ1.B               | Active        | Production           | SOT-23 (DBV)   6 | 3000   LARGE T&R      | Yes         | NIPDAU                               | Level-1-260C-UNLIM                | -40 to 125   | BSKQ                |
| <a href="#">ADS1000A1QDBVRQ1</a> | Active        | Production           | SOT-23 (DBV)   6 | 3000   LARGE T&R      | Yes         | NIPDAU                               | Level-1-260C-UNLIM                | -40 to 125   | BTMQ                |
| ADS1000A1QDBVRQ1.B               | Active        | Production           | SOT-23 (DBV)   6 | 3000   LARGE T&R      | Yes         | NIPDAU                               | Level-1-260C-UNLIM                | -40 to 125   | BTMQ                |

<sup>(1)</sup> **Status:** For more details on status, see our [product life cycle](#).

<sup>(2)</sup> **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

<sup>(4)</sup> **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "-" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF ADS1000-Q1 :**

- Catalog : [ADS1000](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product

## TAPE AND REEL INFORMATION



\*All dimensions are nominal

| Device           | Package Type | Package Drawing | Pins | SPQ  | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|------------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| ADS1000A0QDBVRQ1 | SOT-23       | DBV             | 6    | 3000 | 180.0              | 8.4                | 3.15    | 3.1     | 1.55    | 4.0     | 8.0    | Q3            |
| ADS1000A1QDBVRQ1 | SOT-23       | DBV             | 6    | 3000 | 180.0              | 8.4                | 3.15    | 3.1     | 1.55    | 4.0     | 8.0    | Q3            |

## TAPE AND REEL BOX DIMENSIONS



\*All dimensions are nominal

| Device           | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| ADS1000A0QDBVRQ1 | SOT-23       | DBV             | 6    | 3000 | 213.0       | 191.0      | 35.0        |
| ADS1000A1QDBVRQ1 | SOT-23       | DBV             | 6    | 3000 | 213.0       | 191.0      | 35.0        |





# EXAMPLE BOARD LAYOUT

DBV0006A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:15X



SOLDER MASK DETAILS

4214840/G 08/2024

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

## EXAMPLE STENCIL DESIGN

DBV0006A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:15X

4214840/G 08/2024

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

## 重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
版权所有 © 2025，德州仪器 (TI) 公司