











ADC141S628-Q1


SNOI146C - SEPTEMBER 2011 - REVISED DECEMBER 2017

ADC141S628-Q1 14-Bit, 200-kSPS, Pseudo-Differential, Micro-Power ADC

Features

- **Qualified for Automotive Applications**
- AEC-Q100 Qualified With the Following Results:
 - Device Temperature Grade 2: -40°C to 105°C Ambient Operating Temperature Range
 - Device HBM ESD Classification Level H2
 - Device CDM ESD Classification Level C6
- 14-Bit Resolution With no Missing Codes
- Specified Performance Up to 200 kSPS
- Pseudo Differential Inputs
- Zero-Power Track Mode
- ±150-mV Swing Around GND on Negative Input
- Separate Digital I/O and Analog Supplies
- Operating Temperature Range of -40°C to +105°C
- SPI™, QSPI™, Microwire, DSP-Compatible Serial Interface
- Conversion Rate: 50 kSPS to 200 kSPS
- INL $(-15^{\circ}\text{C to } +65^{\circ}\text{C})$: $\pm 0.95 \text{ LSB (max)}$
- DNL: ±0.95 LSB (max)
- Post Calibration TUE (-15°C to +65°C): ±0.5 mV (max)
- SNR: 80 dBc (min)
- THD: -97 dBc (typ)
- ENOB: 13.0 Bits (min)
- Power Consumption:
 - 200 kSPS, 5 V: 4.8 mW (typ)
 - Power-Down, 5 V: 13 µW (typ)

Typical Application Diagram



2 Applications

- **Automotive Battery Management**
- **Automotive Navigation**
- Portable Systems
- **Medical Instruments**
- Instrumentation and Control Systems
- Motor Control
- Direct Sensor Interface

3 Description

The ADC141S628-Q1 device is a 14-bit, 200-kSPS, pseudo-differential, analog-to-digital converter (ADC) that is AEC-Q100 grade 2 gualified. The converter is based on a successive-approximation register (SAR) architecture and has pseudo-differential analog inputs. The signal path is maintained from the internal sample-and-hold circuits throughout the ADC to provide excellent common-mode noise rejection. The ADC141S628-Q1 features a zero-power track mode where the ADC is consuming the minimum amount of supply current while the internal sampling capacitor tracks the applied analog input voltage.

The serial data output of the ADC141S628-Q1 is straight binary and is compatible with several standards, such as SPI, QSPI, Microwire, and many common DSP serial interfaces. The ADC141S628-Q1 has no latency which means the conversion result is clocked out by the serial clock input and is the result of the conversion currently in progress.

ADC141S628-Q1 can be operated independent analog (VA) and digital input/output (VIO) supplies. VA and VIO can range from 4.5 V to 5.5 V and can be set independent of each other. This functionality allows a user to maximize performance and minimize power consumption. Similarly, the ADC141S628-Q1 uses an external reference that can be varied from 1.0 V to VA allowing users to optimize the full dynamic range of the input. The pseudodifferential input, low power consumption, and small size make the ADC141S628-Q1 ideal for remote data acquisition applications.

Operation is specified over the temperature range of -40°C to +105°C and clock rates of 0.36 MHz to 3.6 MHz. The ADC141S628-Q1 is available in a 10lead package.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
ADC141S628-Q1	VSSOP (10)	3.00 mm × 3.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.



Table of Contents

1	Features 1	8 Application and Implementation	18
2	Applications 1	8.1 Application Information	
3	Description 1	9 Power Supply Recommendations	19
4	Revision History2	9.1 Analog and Digital Power Supplies	19
5	Pin Configuration and Functions4	9.2 Voltage Reference	19
6	Specifications5	10 Layout	20
•	6.1 Absolute Maximum Ratings	10.1 Layout Guidelines	20
	6.2 ESD Ratings	11 Device and Documentation Support	21
	6.3 Recommended Operating Conditions (1)	11.1 Device Support	21
	6.4 ADC141S628-Q1 Converter Electrical	11.2 Documentation Support	22
	Characteristics6	11.3 Receiving Notification of Documentatio	n Updates 22
	6.5 ADC141S628-Q1 Timing Requirements 8	11.4 Community Resources	22
	6.6 Typical Characteristics	11.5 Trademarks	22
7	Detailed Description 14	11.6 Electrostatic Discharge Caution	<u>22</u>
	7.1 Overview 14	11.7 Glossary	23
	7.2 Feature Description	12 Mechanical, Packaging, and Orderable	9
	7.3 Device Functional Modes	Information	

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	hanges from Revision B (November 2017) to Revision C	Page
•	Changed first Features bullet, added AEC-Q100 qualification bullet and sub-bullets	1
•	Changed ADC141S628-Q1 to ADC141S628-Q1 throughout document	1
•	Changed front page figure	1

Changes from Revision A (September 2011) to Revision B

Page

•	Added Device Information table, Pin Configuration and Functions section, ESD Ratings table, Thermal Information table, Functional Block Diagram section, Feature Description section, Device Functional Modes section, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	1
•	Changed MSOP to VSSOP throughout document	. 1
•	Changed Pin Out Diagram title from Connection Diagram	. 1
•	Deleted Ordering Information table	. 4
•	Added I/O column to Pin Functions table	. 4
•	Added maximum specification to Power consumption row of Absolute Maximum Ratings table	. 5
•	Changed footnote 1 of Absolute Maximum Ratings table	. 5
•	Changed Operating Ratings table title to Recommended Operating Conditions	. 5
•	Changed Operating temperature range parameter specifications to min and max specifications from $-40 \le T_A \le 105$ max specification	. 5
•	Added f _{SCLK} parameter to <i>Recommended Operating Conditions</i> from <i>Operating Conditions</i> section; deleted <i>Operating Conditions</i> section	
•	Deleted Package Thermal Resistance table	. 5
•	Added unit to Analog input pin, +IN, Analog input voltage, and Digital input pins voltage range parameters	
•	Deleted footnote 1 from Recommended Operating Conditions table and changed last footnote to include updated link	. 5
•	Changed condition statement of ADC141S628-Q1 Converter Electrical Characteristics table to remove boldface condition	. 6
•	Changed INL and PCTUE parameter specification test conditions	. 6

Submit Documentation Feedback




www.ti.com

 Changed V_A to max specification from typ specification in V_{REF} parameter Changed f_{SCLK} = 0 to f_{SCLK} = low in I_{VA} (PD), I_{VIO} (PD), and I_{VREF} (PD) parameter test conditions Deleted last footnote from ADC141S628-Q1 Converter Electrical Characteristics table Changed condition statement of ADC141S628-Q1 Timing Requirements table to remove boldface condition Added temperature conditions to certain parameters in the ADC141S628-Q1 Timing Requirements table Changed title of Typical Characteristics from Typical Performance Characteristics Changed Overview title from Functional Description Deleted last sentence of second paragraph in Reference Input (V_{REF}) section 	6
 Deleted last footnote from ADC141S628-Q1 Converter Electrical Characteristics table Changed condition statement of ADC141S628-Q1 Timing Requirements table to remove boldface condition Added temperature conditions to certain parameters in the ADC141S628-Q1 Timing Requirements table Changed title of Typical Characteristics from Typical Performance Characteristics Changed Overview title from Functional Description 	. 7
 Changed condition statement of ADC141S628-Q1 Timing Requirements table to remove boldface condition Added temperature conditions to certain parameters in the ADC141S628-Q1 Timing Requirements table Changed title of Typical Characteristics from Typical Performance Characteristics Changed Overview title from Functional Description 	7
 Added temperature conditions to certain parameters in the ADC141S628-Q1 Timing Requirements table Changed title of Typical Characteristics from Typical Performance Characteristics Changed Overview title from Functional Description 	. 7
Changed title of Typical Characteristics from Typical Performance Characteristics Changed Overview title from Functional Description	. 8
Changed Overview title from Functional Description	. 8
	10
Deleted last sentence of second paragraph in Reference Input (V _{REF}) section	14
	14
Changed last paragraph of Reference Input (V _{REF}) section	14
Changed Layout Guidelines title from PCB Layout and Circuit Considerations	20



5 Pin Configuration and Functions



Pin Functions

	PIN	I/O	DESCRIPTION
NO.	NAME	1/0	DESCRIPTION
1	V _{REF}	Reference input	Voltage reference input. A voltage reference between 1 V and V_A must be applied to this input. V_{REF} must be decoupled to GND with a minimum ceramic capacitor value of 0.1 μ F. A bulk capacitor value of 1.0 μ F to 10 μ F in parallel with the 0.1- μ F capacitor is recommended for enhanced performance.
2	+IN	Analog signal input, positive	Noninverting input. +IN is the positive analog input for the signal applied to the ADC141S628-Q1.
3	-IN	Analog signal input, negative	Inverting input. Must be GND ± 150 mV.
4	GND	Supply	Ground. GND is the ground reference point for all signals applied to the ADC141S628-Q1.
5	GND	Supply	Ground. GND is the ground reference point for all signals applied to the ADC141S628-Q1.
6	CS	Digital input	Chip-select bar. $\overline{\text{CS}}$ must be active LOW during an SPI conversion, which begins on the falling edge of $\overline{\text{CS}}$. The ADC141S628-Q1 is in acquisition mode when $\overline{\text{CS}}$ is HIGH.
7	D _{OUT}	Digital output	Serial data output. The conversion result is provided on D _{OUT} . The serial data output word is comprised of two null bits followed by 14 data bits (MSB first). During a conversion, the data are output on the falling edges of SCLK and are valid on the subsequent rising edges.
8	SCLK	Digital input	Serial clock. SCLK is used to control data transfer and serves as the conversion clock.
9	V _{IO}	Supply	Digital input/output power-supply input. A voltage source between 4.5 V and 5.5 V must be applied to this input. V_{IO} must be decoupled to GND with a minimum ceramic capacitor value of 0.1 μ F.
10	V _A	Supply	Analog power-supply input. A voltage source between 4.5 V and 5.5 V must be applied to this input. V_A must be decoupled to GND with a minimum ceramic capacitor value of 0.1 μ F.

Submit Documentation Feedback



6 Specifications

6.1 Absolute Maximum Ratings

If military/aerospace specified devices are required, please contact the Texas Instruments sales office, distributors for availability and specifications. (1)(2)

	MIN	MAX	UNIT
V _A relative to GND	-0.3	6	V
V _{IO} relative to GND	-0.3	6	V
Voltage between any two pins (3)		6	V
Current in or out of any pin ⁽³⁾		±10	mA
Package input current ⁽³⁾		±50	mA
Power consumption at T _A = 25°C		See (4)	
Junction temperature		150	°C
Storage temperature, T _{stg}	-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages are measured with respect to GND = 0 V, unless otherwise specified.

6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per AEC Q100-002 ⁽¹⁾	±4000	
$V_{(ESD)}$	Electrostatic discharge	Charged-device model (CDM), per AEC Q100-011	±1250	V
		Machine model (MM)	±300	

⁽¹⁾ AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions (1)(1)(2)

	MIN	NOM MAX	UNIT
Operating temperature range	-40	105	°C
Supply voltage, V _A	4.5	5.5	V
Supply voltage, V _{IO}	4.5	5.5	V
Reference voltage, V _{REF}	1.0	V _A	V
SCLK frequency, f _{SCLK}	0.9	3.6	MHz
Analog input pin, +IN	GND	V_{A}	V
Analog input pin, –IN		GND ±150 mV	mV
Analog input voltage	GND	V_{REF}	V
Digital input pins voltage range	GND	V _{IO}	V
Clock frequency	50k	3.6M	Hz

⁽¹⁾ All voltages are measured with respect to GND = 0 V, unless otherwise specified.

Copyright © 2011–2017, Texas Instruments Incorporated

Submit Docum

⁽³⁾ When the input voltage (V_{IN}) at any pin exceeds the power supplies (V_{IN} < GND or V_{IN} > V_A), the current at that pin must be limited to 10 mA and V_{IN} must be within the absolute maximum rating for that pin. The 50-mA maximum package input current rating limits the number of pins that can safely exceed the power supplies with an input current of 10 mA to five.

⁽⁴⁾ The absolute maximum junction temperature (T_Jmax) for this device is 150°C. The maximum allowable power dissipation is dictated by T_Jmax, the junction-to-ambient thermal resistance (θ_{JA}), and the ambient temperature (T_A), and can be calculated using the formula P_DMAX = (T_Jmax - T_A) / θ_{JA}. The values for maximum power dissipation listed above are reached only when the ADC141S628-Q1 is operated in a severe fault condition (for example, when input or output pins are driven beyond the power supply voltages, or the power-supply polarity is reversed). These conditions must be avoided.

⁽²⁾ For soldering specifications, see the Absolute Maximum Ratings for Soldering application report.



6.4 ADC141S628-Q1 Converter Electrical Characteristics

The following specifications apply for $V_A = V_{IO} = 5$ V, $V_{REF} = 4.096$ V, and $f_{SCLK} = 0.9$ MHz to 3.6 MHz; $f_{IN} = 20$ kHz and $C_L = 25$ pF, unless otherwise noted. All specifications are at $T_A = 25$ °C, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
STATIC C	CONVERTER CHARACTERISTICS					
	Resolution with no missing codes	$T_A = -40^{\circ}C \text{ to } +105^{\circ}C$			14	Bits
				±0.5		
INL	Integral nonlinearity	$T_A = -15$ °C to +65°C			±0.95	LSB
		$T_A = -40^{\circ}C \text{ to } +105^{\circ}C$			±1	
DNL	Differential poplingarity			±0.5		LSB
DINL	Differential nonlinearity	$T_A = -40^{\circ}C \text{ to } +105^{\circ}C$			±0.95	LOD
PCTUE	Post calibration total unadjusted	-15°C ≤ T _A ≤ 65°C			±0.5	mV
TOTOL	error	-40°C ≤ T _A ≤ 105°C	-0.85		1	111 V
OE	Offset error			-1		LSB
OL .	Oliget eller	$T_A = -40^{\circ}C \text{ to } +105^{\circ}C$			±5	LOD
FSE	Full-scale error			-3		LSB
I OL	i dii scale ciroi	$T_A = -40^{\circ}\text{C to } +105^{\circ}\text{C}$			±7	LOD
GE	Gain error			-1.5		LSB
<u></u>	Guill Citor	$T_A = -40^{\circ}\text{C to } +105^{\circ}\text{C}$			±6	LOD
DYNAMIC	CONVERTER CHARACTERISTICS					
		$V_{IN} = -0.1 \text{ dBFS}$		82		
SINAD	Signal-to-noise and distortion ratio	$V_{IN} = -0.1 \text{ dBFS},$ $T_A = -40^{\circ}\text{C to } +105^{\circ}\text{C}$	80			dBc
		$V_{IN} = -0.1 \text{ dBFS}$		82		
SNR	Signal-to-noise ratio	$V_{IN} = -0.1 \text{ dBFS},$ $T_A = -40^{\circ}\text{C to } +105^{\circ}\text{C}$	80			dBc
THD	Total harmonic distortion	$V_{IN} = -0.1 \text{ dBFS}$		-97		dBc
SFDR	Spurious-free dynamic range	$V_{IN} = -0.1 \text{ dBFS}$		98		dBc
		$V_{IN} = -0.1 \text{ dBFS}$		13.4		
ENOB	Effective number of bits	$V_{IN} = -0.1 \text{ dBFS},$ $T_A = -40^{\circ}\text{C to } +105^{\circ}\text{C}$	13.0			Bits
FPBW	-3-dB full-power bandwidth	Output at 70.7%FS with FS input, single-ended input		22		MHz
ANALOG	INPUT CHARACTERISTICS				·	
V _{IN}	(+IN) - (-IN)	$T_A = -40^{\circ}C \text{ to } +105^{\circ}C$	GND		V _{REF}	V
+IN	Noninverting input	$T_A = -40^{\circ}\text{C to } +105^{\circ}\text{C}$	-0.15	V_{RE}	F + 0.15	V
-IN	Inverting input	$T_A = -40^{\circ}C \text{ to } +105^{\circ}C$	-0.15		0.15	V
I _{DCL}	DC leakage current	$V_{IN} = V_{REF}$ or $V_{IN} = 0$, $T_A = -40$ °C to +105°C			±1	μΑ
	Input conscitores	In acquisition mode		14		nE
C _{INA}	Input capacitance	In conversion mode		3.4		pF
CMRR	Common-mode rejection ratio	See the Specification Definitions section for the test condition		76		dB

⁽¹⁾ Typical values are at $T_J = 25$ °C and represent most likely parametric norms. Test limits are specified to TI's average outgoing quality level (AOQL).



ADC141S628-Q1 Converter Electrical Characteristics (continued)

The following specifications apply for $V_A = V_{IO} = 5$ V, $V_{REF} = 4.096$ V, and $f_{SCLK} = 0.9$ MHz to 3.6 MHz; $f_{IN} = 20$ kHz and $C_L = 25$ pF, unless otherwise noted. All specifications are at $T_A = 25$ °C, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
DIGITAL IN	PUT CHARACTERISTICS				
			1.9		
V_{IH}	Input high voltage	$T_A = -40$ °C to +105°C	2.3		V
			1.0		
V_{IL}	Input low voltage	$T_A = -40^{\circ}\text{C to } +105^{\circ}\text{C}$		0.7	V
	land admin	$V_{IN} = 0 \text{ V or } V_A,$. 4	
I _{IN}	Input current	$T_A = -40$ °C to +105°C		±1	μA
C _{IND}	Input capacitance		2		pF
OIND	mpat dapaditando	$T_A = -40$ °C to +105°C		4	Pi
DIGITAL O	UTPUT CHARACTERISTICS			1	
		I _{SOURCE} = 200 μA	V _A – 0.05		
V_{OH}	Output high voltage	$I_{SOURCE} = 200 \mu A,$ $T_A = -40^{\circ}C \text{ to } +105^{\circ}C$	V _A - 0.2		V
		I _{SOURCE} = 1 mA	V _A – 0.16		
		I _{SINK} = 200 μA	0.01		
V_{OL}	Output low voltage	$I_{SINK} = 200 \mu A,$ $T_A = -40$ °C to +105°C		0.4	V
		I _{SINK} = 1 mA	0.05		
I _{OZH} , I _{OZL}	Tri-state leakage current	Force 0 V or V _A , T _A = -40°C to +105°C		±1	μA
		Force 0 V or V _A	2		
C _{OUT}	Tri-state output capacitance	Force 0 V or V _A , T _A = -40°C to +105°C		4	pF
	Output coding		Straight binary		
POWER-SU	JPPLY CHARACTERISTICS	l		l.	
V _A	Analog supply voltage range	$T_A = -40^{\circ}\text{C to } +105^{\circ}\text{C}$	4.5	5.5	V
V _{IO}	Digital input/output supply voltage range (2)	$T_A = -40^{\circ}\text{C to } +105^{\circ}\text{C}$	4.5	5.5	V
V _{REF}	Reference voltage range	$T_A = -40$ °C to +105°C	1.0	V _A	V
		f _{SCLK} = 3.6 MHz, f _S = 200 kSPS	740		
I _{VA} (Conv)	Analog supply current, conversion mode	$f_{SCLK} = 3.6 \text{ MHz}, f_S = 200 \text{ kSPS}, $ $T_A = -40^{\circ}\text{C} \text{ to } +105^{\circ}\text{C}$		970	μΑ
		f _{SCLK} = 3.6 MHz, f _S = 200 kSPS	170		
I _{VIO} (Conv)	Digital I/O supply current, conversion mode	$f_{SCLK} = 3.6 \text{ MHz}, f_S = 200 \text{ kSPS}, $ $T_A = -40^{\circ}\text{C} \text{ to } +105^{\circ}\text{C}$		260	μΑ
		f _{SCLK} = 3.6 MHz, f _S = 200 kSPS	45		
I _{VREF} (Conv)	Reference current, conversion mode	$f_{SCLK} = 3.6 \text{ MHz}, f_S = 200 \text{ kSPS}, T_A = -40^{\circ}\text{C to } +105^{\circ}\text{C}$		80	μΑ
		f _{SCLK} = 3.6 MHz	8		
I _{VA} (PD)	Analog supply current, power-down	f _{SCLK} = low	2		μA
.,, ,	mode (CS high)	$f_{SCLK} = low, T_A = -40$ °C to +105°C		3	•
		f _{SCLK} = 3.6 MHz	3		
I _{VIO} (PD)	Digital I/O supply current, power-	f _{SCLK} = low	0.1		μA
i/IO (LD)	down mode (CS high)	$f_{SCLK} = low, T_A = -40$ °C to +105°C		0.7	μ, ,

⁽²⁾ The value of V_{IO} is independent of the value of V_A . For example, V_{IO} can be operating at 5 V while V_A is operating at 4.5 V or V_{IO} can be operating at 4.5 V while V_A is operating at 5 V.



ADC141S628-Q1 Converter Electrical Characteristics (continued)

The following specifications apply for $V_A = V_{IO} = 5$ V, $V_{REF} = 4.096$ V, and $f_{SCLK} = 0.9$ MHz to 3.6 MHz; $f_{IN} = 20$ kHz and $C_L = 25$ pF, unless otherwise noted. All specifications are at $T_A = 25$ °C, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER-SI	JPPLY CHARACTERISTICS (continu	ued)				
		f _{SCLK} = 3.6 MHz		0.1		
I _{VREF} (PD)	Reference current, power-down mode (CS high)	f _{SCLK} = low		0.1		μΑ
	mede (ee mgn)	$f_{SCLK} = low, T_A = -40^{\circ}C to +105^{\circ}C$			0.2	
PWR	Dower consumption, conversion	$f_{SCLK} = 3.6 \text{ MHz}, f_S = 200 \text{ kSPS}$		4.8		
(Conv)	Power consumption, conversion mode	$f_{SCLK} = 3.6 \text{ MHz}, f_S = 200 \text{ kSPS}, T_A = -40^{\circ}\text{C to } +105^{\circ}\text{C}$			6.5	mW
	Davis and an arrangement of the second of th	f _{SCLK} = 0, V _A = V _{IO} = V _{REF} = 5.0 V		11		
PWR (PD)	Power consumption, power-down mode (CS high)	$f_{SCLK} = 0$, $V_A = V_{IO} = V_{REF} = 5.0 \text{ V}$, $T_A = -40^{\circ}\text{C}$ to +105°C			19.5	μW
PSRR	Power-supply rejection ratio	See the Specification Definitions section for the test condition		-85		dB
AC ELECT	RICAL CHARACTERISTICS					
f _{SCLK}	Minimum clock frequency	$T_A = -40^{\circ}\text{C to } +105^{\circ}\text{C}$	3.6		0.9	MHz
f _S	Maximum sample rate	$T_A = -40^{\circ}C \text{ to } +105^{\circ}C$	200			kSPS
t _{ACQ}	Acquisition, track time	$T_A = -40^{\circ}\text{C to } +105^{\circ}\text{C}$	833			ns
t _{CONV}	Conversion, hold time	$T_A = -40^{\circ}\text{C to } +105^{\circ}\text{C}$	15			SCLK cycles
t _{AD}	Aperture delay	See the Specification Definitions section		6		ns

6.5 ADC141S628-Q1 Timing Requirements

The following specifications apply for $V_A = V_{IO} = 5$ V, $V_{REF} = 4.096$ V, $f_{SCLK} = 0.9$ MHz to 3.6 MHz, and $C_L = 25$ pF, unless otherwise noted. All specifications are at $T_A = 25$ °C, unless otherwise noted.

			MIN	NOM	MAX	UNIT
				3		ns (min)
	CS setup time prior to an SCLK rising edge	-40°C to +105°C	6			ns
t _{CSS}			1 /	f _{SCLK} – 3		ns (max)
		-40°C to +105°C		1 /	f _{SCLK} – 6	ns
	D. hald time after an CCL I/ falling adap			10		ns (min)
t _{DH}	D _{OUT} hold time after an SCLK falling edge	-40°C to +105°C	6			ns
	D _{OUT} access time after an SCLK falling edge			28		ns (max)
t_{DA}		-40°C to +105°C			40	ns
	D disable time of the the riging edge of $\overline{CS}(2)$		10		ns (max)	
t _{DIS}	D_{OUT} disable time after the rising edge of $\overline{CS}^{(2)}$			20	ns	
	Minimum CS pulse duration			5		ns (min)
t _{CS}		-40°C to +105°C	20			ns
	D soughts time often the falling adapt of CC			32		ns (max)
t _{EN}	D _{OUT} enable time after the falling edge of CS				51	ns
t _{CH}	SCLK high time	-40°C to +105°C	111			ns
t _{CL}	SCLK low time	-40°C to +105°C	111			ns
t _r	D _{OUT} rise time			7		ns
t _f	D _{OUT} fall time			7		ns

Typical values are at T_J = 25°C and represent most likely parametric norms. Test limits are specified to Tl's average outgoing quality level (AOQL).

Submit Documentation Feedback

⁽²⁾ t_{DIS} is the time for D_{OUT} to change 10% while being loaded by the timing test circuit (see Figure 2).






Figure 1. ADC141S628-Q1 Single Conversion Timing Diagram




Figure 2. Timing Test Circuit



Figure 3. D_{OUT} Rise and Fall Times




Figure 4. D_{OUT} Hold and Access Times




Figure 5. Valid CS Assertion Times





Figure 6. Voltage Waveform for t_{DIS}



6.6 Typical Characteristics

 $V_A = V_{IO} = V_{REF} = 5 \text{ V}, f_{SCLK} = 3.6 \text{ MHz}, f_{SAMPLE} = 200 \text{ kSPS}, T_A = +25 ^{\circ}\text{C}, and f_{IN} = 20 \text{ kHz}$ (unless otherwise noted)



Submit Documentation Feedback



Typical Characteristics (continued)





Figure 17. THD vs Input Frequency

Figure 18. SINAD vs Input Frequency

NSTRUMENTS

Typical Characteristics (continued)



OUTPUT CODE

Figure 23. TUE vs Code Over Temperature


FREQUENCY (KHz)

Figure 24. Typical Spectrum



Typical Characteristics (continued)

 $V_A = V_{IO} = V_{REF} = 5 \text{ V}$, $f_{SCLK} = 3.6 \text{ MHz}$, $f_{SAMPLE} = 200 \text{ kSPS}$, $T_A = +25 ^{\circ}\text{C}$, and $f_{IN} = 20 \text{ kHz}$ (unless otherwise noted)







Figure 25. V_A Current vs Temperature









Figure 27. V_{IO} Current vs Temperature

Figure 28. $V_{\rm IO}$ Current vs $V_{\rm IO}$






Figure 29. V_{REF} Current vs Temperature

Figure 30. V_{REF} Current vs V_{REF}



7 Detailed Description

7.1 Overview

The ADC141S628-Q1 is a 14-bit, 200-kSPS, sampling analog-to-digital converter (ADC). The converter uses a successive-approximation register (SAR) architecture based upon capacitive redistribution containing an inherent sample-and-hold function. The pseudo-differential nature of the analog inputs is maintained from the internal sample-and-hold circuits throughout the ADC to provide excellent common-mode signal rejection.

The ADC141S628-Q1 operates from independent analog and digital supplies. The analog supply (V_A) can range from 4.5 V to 5.5 V and the digital input/output supply (V_{IO}) can range from 4.5 V to 5.5 V. The ADC141S628-Q1 uses an external reference (V_{REF}) , which can be any voltage between 1 V and V_A . The value of V_{REF} determines the range of the analog input, while the reference input current (I_{REF}) depends upon the conversion rate.

The analog input is presented across the two input pins: +IN and -IN. The -IN pin is connected to the sensor ground in order to reject any small ground noise that is common to the +IN and -IN. Upon initiation of a conversion, the differential input is sampled on the internal capacitor array. The inputs are disconnected from the internal circuitry while a conversion is in progress. The ADC141S628-Q1 features a zero-power track mode where the ADC is consuming the minimum amount of supply current while the internal sampling capacitor is tracking the applied analog input voltage. Zero-power track mode starts after the 16th falling edge of the serial clock.

The ADC141S628-Q1 communicates with other devices via a serial peripheral interface (SPI) that operates using three pins: chip-select bar (\overline{CS}) , serial clock (SCLK), and serial data out (D_{OUT}) . The external SCLK controls data transfer and serves as the conversion clock. The duty cycle of SCLK is essentially unimportant, provided the minimum clock high and low times are met. The minimum SCLK frequency is set by internal capacitor leakage. Each conversion requires 18 SCLK cycles to complete. If less than 14 bits of conversion data are required, \overline{CS} can be brought high at any point during the conversion. This procedure of terminating a conversion prior to completion is commonly referred to as short cycling.

The digital conversion result is clocked out by the SCLK input and is provided serially, most significant bit (MSB) first, at the D_{OUT} pin. The digital data that is provided at the D_{OUT} pin is that of the conversion currently in progress and thus there is no pipe line delay.

7.2 Feature Description

7.2.1 Reference Input (V_{REF})

The externally supplied reference voltage (V_{REF}) sets the analog input range. The ADC141S628-Q1 will operate with V_{REF} in the range of 1 V to V_A .

Operation with V_{REF} below 1 V is also possible with slightly diminished performance. As V_{REF} is reduced, the range of acceptable analog input voltages is reduced. The peak-to-peak input range is limited to (V_{REF}) .

Reducing V_{REF} also reduces the size of the least significant bit (LSB). The size of one LSB is equal to [(V_{REF}) / 2n], where n is 14. When the LSB size goes below the noise floor of the ADC141S628-Q1, the noise spans an increasing number of codes and overall performance suffers. For example, the SNR from dynamic signals degrades, while code uncertainty increases in DC measurements. Because the noise is Gaussian in nature, the effects of this noise can be reduced by averaging the results of a number of consecutive conversions.

Additionally, because offset and gain errors are specified in LSB, any offset or gain errors inherent in the ADC increase in terms of LSB size as V_{RFF} is reduced.

 V_{REF} and analog inputs (+IN and -IN) are connected to the capacitor array through a switch matrix when the input is sampled. Hence, I_{REF} , I_{+IN} , and I_{-IN} are a series of transient spikes that occur at a frequency dependent on the operating sample rate of the ADC141S628-Q1.

I_{REF} changes only slightly with temperature. See Figure 29 for additional details.



Feature Description (continued)

7.2.2 Analog Signal Inputs

The ADC141S628-Q1 has a pseudo-differential input where the effective input voltage that is digitized is (+IN) – (–IN) and –IN is restricted to be close to ground. By using this differential input, small signals common to both inputs are rejected. As shown in Figure 31, noise is rejected well at low frequencies where the common-mode rejection ratio (CMRR) is 90 dB. As the frequency increases to 1 MHz, the CMRR rolls off to 40 dB.




Figure 31. Analog Input CMRR vs Frequency

The current required to recharge the input sampling capacitor causes voltage spikes at +IN and -IN. Do not try to filter out these noise spikes. Rather, ensure that the transients settle out during the acquisition period.

7.2.3 Pseudo-Differential Operation

For pseudo-differential operation, the noninverting input (+IN) of the ADC141S628-Q1 can be driven with a signal that goes from GND to a voltage equal to or less than V_{REF} . Connect the inverting input (-IN) to either the local GND or the remote sensor ground. This connection allows +IN a maximum swing range of ground to V_{REF} . Figure 32 shows the ADC141S628-Q1 being driven by a full-scale single-ended source.




Figure 32. Single-Ended Input

Copyright © 2011–2017, Texas Instruments Incorporated



Feature Description (continued)

7.2.4 Serial Digital Interface

The ADC141S628-Q1 communicates via a synchronous 3-wire serial interface as described in Figure 1 or reshown in Figure 33 for convenience. $\overline{\text{CS}}$, chip-select bar, initiates conversions and frames the serial data transfers. SCLK (serial clock) controls both the conversion process and the timing of serial data. D_{OUT} is the serial data output pin, where a conversion result is sent as a serial data stream, MSB first.

A serial frame is initiated on the falling edge of \overline{CS} and ends on the rising edge of \overline{CS} . The ADC141S628-Q1 D_{OUT} pin is in a high-impedance state when \overline{CS} is high and is active when \overline{CS} is low; thus, \overline{CS} acts as an output enable.

The ADC141S628-Q1 samples the input upon the assertion of $\overline{\text{CS}}$. Assertion is defined as bringing the $\overline{\text{CS}}$ pin to a logic low state. For the first 15 periods of the SCLK following the assertion of $\overline{\text{CS}}$, the ADC141S628-Q1 is converting the analog input voltage. On the 16th falling edge of SCLK, the ADC141S628-Q1 enters acquisition (t_{ACQ}) mode. For the next three periods of SCLK, the ADC141S628-Q1 is operating in acquisition mode where the ADC input is tracking the analog input signal applied across +IN and -IN. During acquisition mode, the ADC141S628-Q1 is consuming a minimal amount of power.

The ADC141S628-Q1 can enter conversion mode (t_{CONV}) under three different conditions. The first condition involves \overline{CS} going low (asserted) with SCLK high. In this case, the ADC141S628-Q1 enters conversion mode on the first falling edge of SCLK after \overline{CS} is asserted. In the second condition, \overline{CS} goes low with SCLK low. Under this condition, the ADC141S628-Q1 automatically enters conversion mode and the falling edge of \overline{CS} is seen as the first falling edge of SCLK. In the third condition, \overline{CS} and SCLK go low simultaneously and the ADC141S628-Q1 enters conversion mode. While there is no timing restriction with respect to the falling edges of \overline{CS} with respect to the rising edge of SCLK. See Figure 5 for more information.




Figure 33. ADC141S628-Q1 Single Conversion Timing Diagram

7.2.5 CS Input

The $\overline{\text{CS}}$ (chip-select bar) input is active low and is TTL- and CMOS-compatible. The ADC141S628-Q1 enters conversion mode when $\overline{\text{CS}}$ is asserted and the SCLK pin is in a logic low state. When $\overline{\text{CS}}$ is high, the ADC141S628-Q1 is always in acquisition mode and thus consuming the minimum amount of power. Because $\overline{\text{CS}}$ must be asserted to begin a conversion, the sample rate of the ADC141S628-Q1 is equal to the assertion rate of $\overline{\text{CS}}$

Proper operation requires that the fall of $\overline{\text{CS}}$ not occur simultaneously with a rising edge of SCLK. If the fall of $\overline{\text{CS}}$ occurs during the rising edge of SCLK, the data may be clocked out one bit early. Whether or not the data are clocked out early depends upon how close the $\overline{\text{CS}}$ transition is to the SCLK transition, the device temperature, and the characteristics of the individual device. To ensure that the MSB is always clocked out at a given time (the third falling edge of SCLK), the fall of $\overline{\text{CS}}$ must always meet the timing requirement specified in the ADC141S628-Q1 Timing Requirements table.

7.2.6 SCLK Input

The SCLK (serial clock) is used as the conversion clock to shift out the conversion result. SCLK is TTL- and CMOS-compatible. Internal settling time requirements limit the maximum clock frequency while internal capacitor leakage limits the minimum clock frequency. The ADC141S628-Q1 offers specified performance with the clock rates indicated in the ADC141S628-Q1 Converter Electrical Characteristics table.



Feature Description (continued)

The ADC141S628-Q1 enters acquisition mode on the 16th falling edge of SCLK during a conversion frame. Assuming that the LSB is clocked into a controller on the 16th rising edge of SCLK, there is a minimum acquisition time period that must be met before a new conversion frame can begin. Other than the 16th rising edge of SCLK that was used to latch the LSB into a controller, there is no requirement for the SCLK to transition during acquisition mode. Therefore, SCLK can be idle after the LSB is latched into the controller.

7.2.7 Data Output

The data output format of the ADC141S628-Q1 is straight binary, as shown in Figure 34. This figure indicates the ideal output code for a given input voltage and does not include the effects of offset, gain error, linearity errors, or noise. Each data output bit is output on the falling edges of SCLK. The first and second SCLK falling edges clock out leading zeros while the third to 16th SCLK falling edges clock out the conversion result, MSB first.




Figure 34. ADC Output vs Input

While most receiving systems capture the digital output bits on the rising edges of SCLK, the falling edges of SCLK may be used to capture the conversion result if the minimum hold time for D_{OUT} is acceptable. See Figure 4 for D_{OUT} hold (t_{DH}) and access (t_{DA}) times.

D_{OUT} is enabled on the falling edge of \overline{CS} and disabled on the rising edge of \overline{CS} . If \overline{CS} is raised prior to the 16th falling edge of SCLK, the current conversion is aborted and DOLL goes into its high impedance state. A new conversion begins when \overline{CS} is driven LOW.

7.3 Device Functional Modes

7.3.1 Power Consumption

The architecture, design, and fabrication process allow the ADC141S628-Q1 to operate at conversion rates up to 200 kSPS while consuming very little power. The ADC141S628-Q1 consumes the least amount of power while operating in acquisition (power-down) mode. For applications where power consumption is critical, operate the ADC141S628-Q1 in acquisition mode as often as the application tolerates. To further reduce power consumption, stop the SCLK while CS is high.

7.3.1.1 Short Cycling

Short cycling refers to the process of halting a conversion after the last needed bit is outputted. Short cycling can be used to lower the power consumption in those applications that do not need a full 14-bit resolution, or where an analog signal is being monitored until some condition occurs. In some circumstances, the conversion can be terminated after the first few bits. This termination lowers power consumption in the converter because the ADC141S628-Q1 spends more time in acquisition mode and less time in conversion mode.

Short cycling is accomplished by pulling \overline{CS} high after the last required bit is received from the ADC141S628-Q1 output. This cycling is possible because the ADC141S628-Q1 places the latest converted data bit on D_{OLIT} as the bit is generated. If only 10-bits of the conversion result are needed, for example, the conversion can be terminated by pulling $\overline{\text{CS}}$ high after the 10th bit has been clocked out.



Device Functional Modes (continued)

7.3.1.2 Burst Mode Operation

Normal operation of the ADC141S628-Q1 requires the SCLK frequency to be 18 times the sample rate and the CS rate to be the same as the sample rate. However, in order to minimize power consumption in applications requiring sample rates below 200 kSPS, run the ADC141S628-Q1 with an SCLK frequency of 3.6 MHz and a CS rate as slow as the system requires. When this set up is accomplished, the ADC141S628-Q1 operates in burst mode. The ADC141S628-Q1 enters into acquisition mode at the end of each conversion, minimizing power consumption, which causes the converter to spend the longest possible time in acquisition mode. Because power consumption scales directly with conversion rate, minimizing power consumption requires determining the lowest conversion rate that will satisfy the requirements of the system.

8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

8.1.1 Application Circuits

The following figure is an example of the ADC141S628-Q1 in a typical application circuit. This circuit is basic and generally requires modification for specific circumstances.

8.1.1.1 Data Acquisition

Figure 35 shows a typical connection diagram for the ADC141S628-Q1 operating at V_A of 5 V. V_{REF} is connected to a 4.1-V shunt reference, the LM4040-4.1, to define the analog input range of the ADC141S628-Q1 independent of supply variation on the 5-V supply line. Decouple the V_{REF} pin to the ground plane by a 0.1- μ F ceramic capacitor and a tantalum capacitor of 10 μ F. The 0.1- μ F capacitor must be placed as close as possible to the V_{REF} pin while the placement of the tantalum capacitor is less critical. The V_A and V_{IO} pins of the ADC141S628-Q1 are also recommended to be decoupled to ground by a 0.1- μ F ceramic capacitor in parallel with a 10- μ F tantalum capacitor.




Figure 35. Low-Cost, Low-Power Data Acquisition System



9 Power Supply Recommendations

9.1 Analog and Digital Power Supplies

Any ADC architecture is sensitive to spikes on the power supply, reference, and ground pins. These spikes may originate from switching power supplies, digital logic, high power devices, and other sources. Power to the ADC141S628-Q1 must be clean and well bypassed. Use a 0.1-µF ceramic bypass capacitor and a 1-µF to 10-µF capacitor to bypass the ADC141S628-Q1 supply, with the 0.1-µF capacitor placed as close to the ADC141S628-Q1 package as possible.

Because the ADC141S628-Q1 has both the V_A and V_{IO} pins, the user has three options on how to connect these pins. The first option is to tie V_A and V_{IO} together and power them with the same power supply. This connection is the most cost effective way of powering the ADC141S628-Q1 but is also the least ideal. As stated previously, noise from V_{IO} can couple into V_A and adversely affect performance. The other two options involve the user powering V_A and V_{IO} with separate supply voltages. These supply voltages can have the same amplitude or they can be different. These voltages may be set independent of each other and can be any value between 4.5 V and 5.5 V.

Best performance is typically achieved with V_A operating at 5 V. Operating V_A at 5 V offers the best linearity and dynamic performance when V_{REF} is also set to 5 V.

9.2 Voltage Reference

The reference source must have a low output impedance and must be bypassed with a minimum capacitor value of 0.1 μ F. A larger capacitor value of 1 μ F to 10 μ F placed in parallel with the 0.1- μ F capacitor is preferred. While the ADC141S628-Q1 draws very little current from the reference on average, there are higher instantaneous current spikes at the reference.

The V_{REF} of the ADC141S628-Q1, like all ADCs, does not reject noise or voltage variations. Keep this fact in mind if V_{REF} is derived from the power supply. Any noise or ripple from the supply that is not rejected by the external reference circuitry appears in the digital results. The use of an active reference source is recommended. The LM4040 and LM4050 shunt reference families and the LM4132 and LM4140 series reference families are excellent choices for a reference source.



10 Layout

10.1 Layout Guidelines

For best performance, care must be taken with the physical layout of the printed circuit board, which is especially true with a low V_{REF} or when the conversion rate is high. At high clock rates there is less time for settling, so any noise must settle out before the conversion begins.

10.1.1 PCB Layout

Capacitive coupling between the noisy digital circuitry and the sensitive analog circuitry can lead to poor performance. The solution is to keep the analog circuitry separated from the digital circuitry and the clock line as short as possible. Digital circuits create substantial supply and ground current transients. The logic noise generated can have significant impact upon system noise performance. To avoid performance degradation of the ADC141S628-Q1 because of supply noise, avoid using the same supply for the V_A and V_{REF} of the ADC141S628-Q1 that is used for digital circuitry on the board.

Generally, analog and digital lines must cross each other at 90° to avoid crosstalk. However, to maximize accuracy in high resolution systems, avoid crossing analog and digital lines altogether. Clock lines must be kept as short as possible and isolated from all other lines, including other digital lines. In addition, the clock line must also be treated as a transmission line and be properly terminated. Isolate the analog input from noisy signal traces to avoid coupling of spurious signals into the input. Any external component (for example, a filter capacitor) connected between the converter input pins and ground or to the reference input pin and ground must be connected to a very clean point in the ground plane.

A single, uniform ground plane and the use of split power planes are recommended. Place the power planes within the same board layer. All analog circuitry (input amplifiers, filters, reference components, and so forth) must be placed over the analog power plane. Place all digital circuitry over the digital power plane. Furthermore, the GND pins on the ADC141S628-Q1 and all the components in the reference circuitry and input signal chain that are connected to ground must be connected to the ground plane at a quiet point. Avoid connecting these points too close to the ground point of a microprocessor, microcontroller, digital signal processor, or other high power digital device.



11 Device and Documentation Support

11.1 Device Support

11.1.1 Device Nomenclature

11.1.1.1 Specification Definitions

APERTURE DELAY is the time between the first falling edge of SCLK and the time when the input signal is sampled for conversion.

COMMON-MODE REJECTION RATIO (CMRR) is a measure of how well in-phase signals common to both input pins are rejected.

To calculate CMRR, the change in output offset is measured while the common mode input voltage is changed from 2 V to 3 V.

CMRR = 20 LOG (Δ Common Input / Δ Output Offset)

(1)

CONVERSION TIME is the time required, after the input voltage is acquired, for the ADC to convert the input voltage to a digital word.

DIFFERENTIAL NONLINEARITY (DNL) is the measure of the maximum deviation from the ideal step size of 1 LSB.

DUTY CYCLE is the ratio of the time that a repetitive digital waveform is high to the total time of one period. The specification here refers to the SCLK.

EFFECTIVE NUMBER OF BITS (ENOB, or EFFECTIVE BITS) is another method of specifying signal-to-noise and distortion or SINAD. ENOB is defined as (SINAD – 1.76) / 6.02 and says that the converter is equivalent to a perfect ADC of this (ENOB) number of bits.

FULL POWER BANDWIDTH is a measure of the frequency at which the reconstructed output fundamental drops 3 dB below its low frequency value for a full-scale input.

FULL-SCALE ERROR is the difference between the input voltage at which the output code transitions to positive full-scale and V_{REF} minus 1 LSB.

GAIN ERROR is the deviation from the ideal slope of the transfer function. Gain error is the difference between positive full-scale error and negative full-scale error and can be calculated as:

Gain Error = Positive Full-Scale Error - Negative Full-Scale Error

(2)

INTEGRAL NONLINEARITY (INL) is a measure of the deviation of each individual code from a line drawn from ½ LSB below the first code transition through ½ LSB above the last code transition. The deviation of any given code from this straight line is measured from the center of that code value.

MISSING CODES are those output codes that will never appear at the ADC outputs. The ADC141S628-Q1 is specified not to have any missing codes.

OFFSET ERROR is the difference between the input voltage at which the output code transitions from code 0000h to 0001h and 1 LSB.

POST CALIBRATION TOTAL UNADJUSTED ERROR is the total unadjusted error over the temperature range after system calibration to remove gain and offset errors at 25°C.

POWER-SUPPLY REJECTION RATIO (PSRR) is a measure of how well a change in the analog supply voltage is rejected. PSRR is calculated from the ratio of the change in offset error for a given change in supply voltage, expressed in dB. For the ADC141S628-Q1, V_A is changed from 4.5 V to 5.5 V.

PSRR = 20 LOG (Δ Output Offset / Δ V_A)

(3)

SIGNAL-TO-NOISE RATIO (SNR) is the ratio, expressed in dB, of the rms value of the input signal to the rms value of the sum of all other spectral components below one-half the sampling frequency, not including harmonics or DC.

SIGNAL-TO-NOISE AND DISTORTION (S/N+D or SINAD) Is the ratio, expressed in dB, of the rms value of the input signal to the rms value of all of the other spectral components below one-half the sampling frequency, including harmonics but excluding DC.



Device Support (continued)

SPURIOUS-FREE DYNAMIC RANGE (SFDR) is the difference, expressed in dB, between the desired signal amplitude to the amplitude of the peak spurious spectral component below one-half the sampling frequency, where a spurious spectral component is any signal present in the output spectrum that is not present at the input and may or may not be a harmonic.

TOTAL HARMONIC DISTORTION (THD) is the ratio of the rms total of the first five harmonic components at the output to the rms level of the input signal frequency as seen at the output, expressed in dB. THD is calculated as:

THD =
$$20 \cdot \log_{10} \sqrt{\frac{{A_{f2}}^2 + \dots + {A_{f6}}^2}{{A_{f1}}^2}}$$

where

- A_{f1} is the RMS power of the input frequency at the output
- A_{f2} through A_{f6} are the RMS power in the first five harmonic frequencies

(4)

TOTAL UNADJUSTED ERROR is the difference between the parts transfer function and the ideal transfer function.

THROUGHPUT TIME is the minimum time required between the start of two successive conversion.

11.2 Documentation Support

11.2.1 Related Documentation

For related documentation see the following:

- LM4040xxx Precision Micropower Shunt Voltage Reference
- LM4050-N/-Q1 Precision Micropower Shunt Voltage Reference
- LM4132, LM4132-Q1 SOT-23 Precision Low Dropout Voltage Reference
- LM4140 High Precision Low Noise Low Dropout Voltage Reference
- Absolute Maximum Ratings for Soldering

11.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.5 Trademarks

E2E is a trademark of Texas Instruments.

SPI, QSPI are trademarks of Motorola Mobility LLC.

All other trademarks are the property of their respective owners.

11.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

Submit Documentation Feedback



11.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2011–2017, Texas Instruments Incorporated

www.ti.com 23-May-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
	(1)	(2)			(5)	(4)	(5)		(0)
ADC141S628QIMM/NO.A	Active	Production	VSSOP (DGS) 10	1000 SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 105	X96Q
ADC141S628QIMM/NOPB	Active	Production	VSSOP (DGS) 10	1000 SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 105	X96Q
ADC141S628QIMMX/NO.A	Active	Production	VSSOP (DGS) 10	3500 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 105	X96Q
ADC141S628QIMMX/NOPB	Active	Production	VSSOP (DGS) 10	3500 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 105	X96Q

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE MATERIALS INFORMATION

www.ti.com 1-Aug-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ADC141S628QIMM/ NOPB	VSSOP	DGS	10	1000	177.8	12.4	5.3	3.4	1.4	8.0	12.0	Q1
ADC141S628QIMMX/ NOPB	VSSOP	DGS	10	3500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1

www.ti.com 1-Aug-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ADC141S628QIMM/NOPB	VSSOP	DGS	10	1000	210.0	185.0	35.0
ADC141S628QIMMX/ NOPB	VSSOP	DGS	10	3500	367.0	367.0	35.0



SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187, variation BA.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated