







ADC12D1620QML-SP

# ZHCSGI8A - APRIL 2017 - REVISED OCTOBER 2021

## ADC12D1620QML-SP 12 位单通道或双通道 3200 或 1600MSPS 射频采样 模数转换器 (ADC)

## 1 特性

- 电离辐射总剂量 (TID) 达 300krad(Si)
- 经测试符合单粒子功能中断 (SEFI) 标准
- 单粒子闩锁 (SEL) > 120MeV-cm<sup>2</sup>/mg
- 能够进行冷备用
- 宽温度范围 -55℃ 至 +125℃
- 功耗 = 3.8W 或 2.7W (1600 或 800MHz 时钟频
- 3dB 输入带宽 = 3GHz
- 当 f<sub>CLK</sub> ≤ 800MHz 时,低采样节能模式 (LSPSM) 可降低功耗并提高性能
- 用于多芯片系统的自动同步功能
- 用于捕获外部触发器的时间戳功能
- 用于系统调试的输出测试图形
- 1:1 非多路信号分离或 1:2 或 1:4 并行多路信号分离 LVDS 输出
- 1.9V 单电源

#### 2 应用

- 直接降频转换
- 卫星宽带通信
- 合成孔径雷达和激光雷达


#### 3 说明

ADC12D1620QML 使用经重新设计的封装,与 ADC12D1600QML 相比,可实现更佳的 ENOB、SNR 和串扰性能。与其前代产品相同,ADC12D1620QML 也是一款低功耗、高性能 CMOS 模数转换器 (ADC), 在交错模式下以 12 位的分辨率和高达 3.2GSPS 的采 样率对信号进行数字化。对于高达 1.6GSPS 的采样 率,它还可以用作双通道 ADC。对于低于 800MHz 的 采样率,该器件提供了可以将功耗降低至低于每通道 1.4W(典型值)的低采样节能模式(LSPSM)。ADC 可以支持低至 200MSPS 的转换速率。

#### 器件信息

器件型号(1)	等级	封装
5962F1220502VXF	SMD 飞行 300krad(Si)	CCGA (376)
ADC12D1620CCMLS	飞行 300krad(Si)	CCGA (376)
ADC12D1620CCMPR	飞行前的工程原型	CCGA (376)
ADC10D1000DAISY	菊链,机械采样,无裸片	CCGA (376)
ADC12D1620LGMLS	飞行 300krad(Si)	CLGA (256)
ADC12D1620LGMPR	飞行前的工程原型	CLGA (256)
ADC10D1000LDAZ	菊链,机械采样,无裸片	CLGA (256)

(1) 如需了解所有可用封装,请参阅数据表末尾的可订购封装附录 (POA)。



Copyright © 2017, Texas Instruments Incorporated

功能方框图



## **Table of Contents**

特性	1	6.18 Timing Diagrams	2
2 应用		6.19 Typical Characteristics	32
。 3 说明		7 Detailed Description	
Revision History		7.1 Overview	37
Fin Configuration and Functions		7.2 Functional Block Diagram	37
Specifications		7.3 Feature Description	38
6.1 Absolute Maximum Ratings	12	7.4 Device Functional Modes	40
6.2 ESD Ratings		7.5 Programming	47
6.3 Recommended Operating Conditions		7.6 Register Maps	52
6.4 Thermal Information		8 Application Information Disclaimer	59
6.5 Converter Electrical Characteristics: Static		8.1 Application Information	59
Converter Characteristics	14	8.2 Radiation Environments	66
6.6 Converter Electrical Characteristics: Dynamic		8.3 Cold Sparing	66
Converter Characteristics	15	9 Power Supply Recommendations	68
6.7 Converter Electrical Characteristics: Analog		9.1 System Power-On Considerations	68
Input/Output and Reference Characteristics	17	10 Layout	
6.8 Converter Electrical Characteristic: Channel-to-		10.1 Layout Guidelines	
Channel Characteristics	18	10.2 Layout Example	
6.9 Converter Electrical Characteristics: LVDS CLK		10.3 Thermal Considerations	
Input Characteristics	18	10.4 Board Mounting Recommendation	73
6.10 Electrical Characteristics: AutoSync Feature	19	11 Device and Documentation Support	
6.11 Converter Electrical Characteristics: Digital		11.1 Device Support	
Control and Output Pin Characteristics	19	11.2 接收文档更新通知	77
6.12 Converter Electrical Characteristics: Power		11.3 支持资源	<mark>7</mark>
Supply Characteristics	21	11.4 Trademarks	<b>7</b>
6.13 Converter Electrical Characteristics: AC		11.5 静电放电警告	<mark>7</mark>
Electrical Characteristics	23	11.6 术语表	<b>7</b>
6.14 Electrical Characteristics: Delta Parameters	25	12 Mechanical, Packaging, and Orderable	
6.15 Timing Requirements: Serial Port Interface	25	Information	78
6.16 Timing Requirements: Calibration		12.1 Engineering Samples	78
6.17 Quality Conformance Inspection	26		

## **4 Revision History**

CI	hanges from Revision * (April 2017) to Revision A (October 2021)	Page
•	将提到的旧术语实例全局更改为初级和次级	1
•	在 <i>器件信息</i> 表中添加了 5962F1220502VXF	1
•	Changed VinI+, VinI - , VinQ+, VinQ - voltage MIN value From: -0.15 V To: -0.5 in the Absolute Maxim	num
	Ratings table	12

## **5 Pin Configuration and Functions**

The center ground pins are for thermal dissipation and must be soldered to a ground plane to ensure rated performance. See *Layout Guidlines* for more information.

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	
Α	GND	V_A	SDO	TPM	NDM	V_A	GND	V_E	GND_E	DId0+	V_DR	DId3+	GND_DR	DId6+	V_DR	DId9+	GND_DR	DId 11+	DId 11-	GND_DR	A
В	Vbg	GND	ECEb	SDI	CalRun	V_A	GND	GND_E	V_E	DId0-	DId2+	DId3-	DId5+	DId6-	DId8+	DId9-	DId 10+	DI0+	DI1+	DI1-	В
С	Rtrim+	Vcmo	Rext+	SCSb	SCLK	GND	V_A	V_E	GND_E	DId 1+	DId2-	DId4+	DId5-	DId7+	DId8-	DId 10-	D10-	V_DR	D12+	D12-	С
D	<b>V_A</b>	Rtrim-	Rext-	GND	GND	CAL	Vbiasl	V_A	V_A	DId 1-	V_DR	DId4-	GND_DR	DId7-	V_DR	GND_DR	V_DR	D13+	D14+	DI4-	D
E	<b>V_A</b>	T diode+	RSV1	GND		1	2	3	4	5	6	7 8	3 9	10	11		GND_DR	DI3-	D15+	D15-	E
F	<b>V_A</b>	GND_TC	T diode-	RSV2	AA		GND	GND	GND (	GND G	ND G	ND GN	ND GN	D GNE	GND		GND_DR	D16+	DI6-	GND_DR	F
G	v_TC	GND_TC	<b>v_тс</b>	v_ <b>T</b> C	АВ	GND	GND	GND	GND (	GND G	ND G	ND GN	ND GN	D GNE	GND		D17+	D17-	D18+	D18-	G
н	VinI+	v_TC	GND_TC	V_A	AC	GND	GND	GND	GND (	GND G	ND G	ND GN	ND GN	D GNE	GND		D19+	D19-	DI10+	DI10-	н
J	VinI-	GND_TC	v_тс	Vbiasl	AD	GND	GND	GND	GND (	GND G	ND G	ND GN	ND GN	D GNE	GND		V_DR	DI11+	DI11-	V_DR	J
K	GND	Vbiasl	v_TC	GND_TC	AE	GND	GND	GND	GND (	GND G	ND G	ND GN	ND GN	D GNE	GND		ORI+	ORI-	DCLKI+	DCLKI-	K
L	GND	VbiasQ	v_TC	GND_TC	AF	GND	GND	GND	GND (	GND C	ND G	ND GN	ND GN	D GNE	GND		ORQ+	ORQ-	DCLKQ+	DCLKQ-	L
М	VinQ-	GND_TC	v_TC	VbiasQ	AG	GND				+	+	ND GN	+	+			GND_DR	DQ11+	DQ11-	GND_DR	М
N	VinQ+	v_TC	GND_TC	V_A	AH AJ	GND	_			+	+	ND GN	+	+			DQ9+	DQ9-	DQ10+	DQ10-	N
Р	v_TC	GND_TC	v_TC	V_TC	AK	GND				+	+	ND GN	+	+			DQ7+	DQ7-	DQ8+	DQ8-	Р
R	<b>V_A</b>	GND_TC	v_TC	v_TC	AL	GND	GND	GND	GND (	and o	iND G	ND GN	ND GN	D GNE	) GND		V_DR	DQ6+	DQ6-	V_DR	R
т	<b>V_A</b>	GND_TC	GND_TC	GND													V_DR	DQ3-	DQ5+	DQ5-	т
U	GND_TC	CLK+	PDI	GND	GND	RCOut1-	VbiasQ	V_A	V_A	DQd1-	V_DR	DQd4-	GND_DR	DQd7-	V_DR	V_DR	GND_DR	DQ3+	DQ4+	DQ4-	U
v	CLK-	DCLK_R ST+	PDQ	LSPSM	DES	RCOut2+	RCOut2-	V_E	GND_E	DQd1+	DQd2-	DQd4+	DQd5-	DQd7+	DQd8-	DQd10-	DQ0-	GND_DR	DQ2+	DQ2-	٧
w	DCLK_R ST-	GND	RSV	DDRPh	RCLK-	<b>V_A</b>	GND	GND_E	V_E	DQd0-	DQd2+	DQd3-	DQd5+	DQd6-	DQd8+	DQd9-	DQd10+	DQ0+	DQ1+	DQ1-	w
Y	GND	V_A	FSR	RCLK+	RCOut1+	<b>V_A</b>	GND	V_E	GND_E	DQd0+	V_DR	DQd3+	GND_DR	DQd6+	V_DR	DQd9+	GND_DR	DQd11+	DQd11-	GND_DR	Υ
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	

The center ground pins are for thermal dissipation and must be soldered to a ground plane to ensure rated performance. See *Layout Guidlines* for more information.

图 5-1. NAA Package, 376-Pin CCGA and CLGA, Top View



## 表 5-1. Pin Functions: Analog Front-End and Clock Pins

PII	表 5-1. Pin Functions: Analog Front-End and Clock Pins							
NAME	NO.	TYPE	DESCRIPTION	EQUIVALENT CIRCUIT				
ANALOG FRONT-	END AND CLOC	K PINS						
CLK+ CLK -	U2/V1	I	Differential converter sampling clock. In the non-DES mode, the analog inputs are sampled on the positive transitions of this clock signal. In the DES mode, the selected input is sampled on both transitions of this clock. This clock must be AC-coupled.	AGND VA VBIAS AGND				
DCLK_RST+ DCLK_RST-	V2/W1	I	Differential DCLK reset. A positive pulse on this input is used to reset the DCLKI and DCLKQ outputs of two or more ADC12D1620 devices in order to synchronize them with other ADC12D1620 devices in the system. DCLKI and DCLKQ are always in phase with each other, unless one channel is powered down, and do not require a pulse from DCLK_RST to become synchronized. The pulse applied here must meet timing relationships with respect to the CLK input. Although supported, this feature has been superseded by AutoSync.	VA AGND  VA  100  AGND				
RCLK+ RCLK -	Y4/W5	I	Reference clock input. When the AutoSync feature is active, and the ADC12D1620 is in secondary mode, the internal divided clocks are synchronized with respect to this input clock. The delay on this clock may be adjusted when synchronizing multiple ADCs. This feature is available in ECM with the DRC bits of the AutoSync Control Register (Addr: Eh, Bits: 15:7).	AGND 50k VBIAS				
RCOut1+, RCOut1 - RCOut2+, RCOut2 -	Y5/U6 V6/V7	O	Reference clock output 1 and 2. These signals, when enabled, provide a reference clock. The RCOut rates for all of the available modes can be found in $\not\equiv$ 7-8; the rates displayed in the table are independent of whether the ADC is in primary or secondary mode. RCOut1 and RCOut2 are used to drive the RCLK of ADC12D1620 to enable automatic synchronization for multiple ADCs (AutoSync feature). The impedance of each trace from RCOut1 and RCOut2 to the RCLK of ADC12D1620 should be 100- $\Omega$ differential. Having two clock outputs allows the auto-synchronization to propagate as a binary tree. Use the DOC bit of the AutoSync Control Register (Addr: Eh; Bit: 1) to enable or disable this feature; default is disabled.	VA 100Ω + 100Ω A GND				



PI			ins. Analog Front-End and Clock Fins (Co				
NAME	NO.	TYPE	DESCRIPTION	EQUIVALENT CIRCUIT			
Rext+ Rext -	C3/D3	I/O	External reference resistor terminals. Connect a 3.3- k $\Omega$ , $\pm 0.1\%$ resistor between Rext+, Rext The Rext resistor is used as a reference to trim internal circuits that affect the linearity of the converter; the value and precision of this resistor must not be compromised.	VA GND			
Rtrim+ Rtrim -	C1/D2	I/O	Input termination trim resistor terminals. Connect a 3.3-k $\Omega$ , ±0.1%resistor between Rtrim+/ Rtrim The Rtrim resistor is used to establish the calibrated 100- $\Omega$ input impedance of Vinl, VinQ, and CLK. These impedances may be fine-tuned by varying the value of the resistor by a corresponding percentage; however, the tuning range and performance is not tested for such an alternative values.	VA GND			
Tdiode+ Tdiode -	E2/F3	0	Temperature sensor diode positive (anode) and negative (cathode) terminals. This set of pins is used for die temperature measurements. It has not been fully characterized.	Tdiode_P GND  VA  GND  VA  GND  Tdiode_N			
$V_{BG}$	B1	I/O	Bandgap voltage output or LVDS common-mode voltage select. This pin provides a buffered version of the bandgap output voltage; it is capable of sourcing/sinking 100 $\mu$ A and driving a load of up to 80 pF. Alternately, this pin may be used to select the LVDS digital output common-mode voltage. If tied to logic-high, the 1.2-V LVDS common-mode voltage is selected; 0.8 V is the default.	V <sub>A</sub> GND			
V <sub>CMO</sub>	C2	I/O	Common-mode voltage. This pin is the common-mode output in DC-coupling mode and also serves as the AC-coupling mode select pin. When DC-coupling is used at the analog inputs, the voltage output at this pin is required to be the common-modinput voltage at VIN+ and VIN When AC-coupling is used, this pin must be grounded. This pin is capable of sourcing or sinking 100 µ A.	VA VCMO VCMO Enable AC Coupling			



PIN			ns: Analog Front-End and Clock Pins (co	
NAME	NO.	TYPE	DESCRIPTION	EQUIVALENT CIRCUIT
Vinl+, Vinl - VinQ+, VinQ -	H1/J1 N1/M1	I	Differential signal I and Q inputs. In the non-dual edge sampling (non-DES) mode, each I and Q input is sampled and converted by its respective channel with each positive transition of the CLK input. In non-ECM (non-extended control mode) and DES mode, both channels sample the I input. In Extended Control mode (ECM), the Q input may optionally be selected for conversion in DES mode by the DEQ Bit of the Configuration Register (Addr: 0h; Bit: 6).  Each I- and Q-channel input has an internal commode bias that is disabled when DC-coupled mode is selected. Both inputs must be either AC- or DC-coupled. The coupling mode is selected by the V <sub>CMO</sub> pin.  In non-ECM, the full-scale range of these inputs is determined by the FSR pin; both I and Q channels have the same full-scale input range. In ECM, the full-scale input range of the I- and Q-channel inputs may be independently set with the I- and Q-channel Full-Scale Range Adjust Registers (Addr: 3h and Addr: Bh, respectively). The high and low full-scale input range setting in non-ECM corresponds to the mid and minimum full-scale input range in ECM. The input offset may also be adjusted in ECM with the I- and Q-channel Offset Adjust Registers (Addr: 2h and Addr: Ah, respectively).	AGND  VOMO  Control from Vomo  AGND
CONTROL AND S	TATUS PINS			
CAL	D6	I	Calibration cycle initiate. The user can command the device to execute a self-calibration cycle by holding this input high for a minimum of $t_{\text{CAL\_L}}$ . This pin is active in both ECM and non-ECM. In ECM, this pin is logically OR'd with the CAL Bit of the Configuration Register (Addr: 0h, Bit 15). Therefore, both the pin and bit must be set low and then either can be set high to execute an on-command calibration. TI recommends holding the CAL pin high during normal usage to reduce the chance that an SEU causes a calibration cycle.	GND GND
CalRun	B5	0	Calibration running indication. This output is logichigh while the calibration sequence is executing; otherwise, this output is logic-low.	VA GND

DI	表 5-1. Pin Functions: Analog Front-End and Clock Pins (continued)								
NAME	NO.	TYPE	DESCRIPTION	EQUIVALENT CIRCUIT					
DDRPh	W4	I	DDR phase select. In DDR, when this input is logic-low, it selects the 0° data-to-DCLK phase relationship. When this input is logic-high, it selects the 90° data-to-DCLK phase relationship; that is, the DCLK transition indicates the middle of the valid data outputs.  In SDR, when this input is logic-low, the output transitions on the rising edge of DCLK. When this input is logic-high, output transition is on the falling edge of DCLK.  This pin only has an effect when the chip is in 1:2 demuxed mode; that is, the NDM pin is set to logic-low. In ECM, this input is ignored and the DDR phase is selected through the Control Register by the DPS bit (Addr: 0h, Bit 14); the default is 0° mode.	VA GND					
DES	V5	ı	Dual edge sampling (DES) mode select. In the non-extended control mode (Non-ECM), when this input is set to logic-high, the DES mode of operation is selected; this means that the VinI input is sampled by both channels in a time-interleaved manner and the VinQ input is ignored.  When this input is set to logic-low, the device is in non-DES mode; that is, I and Q channels operate independently. In the extended control mode (ECM), this input is ignored and DES mode selection is controlled through the DES bit of the Configuration Register (Addr: 0h; Bit: 7); default is non-DES mode operation.	VA GND					
ECE	В3	I	Extended control enable. Extended feature control through the SPI interface is enabled and the device is in ECM when this signal is asserted (logic-low). Please reference 表 7-1 for information on the behavior of the control pins when the extended feature control is enabled.  When this signal is de-asserted (logic-high), the SPI interface is disabled, all SPI registers are reset to their default values, and all available settings are controlled with the control pins.	V <sub>A</sub> S <sub>O</sub> NΩ GND					
FSR	Y3	I	Full-scale input range select. In non-ECM, when this input is set to logic-low or logic-high, the full-scale differential input range for both I- and Q-channel inputs is set to the lower or higher FSR value, respectively. In the ECM, this input is ignored and the full-scale range of the I- and Q-channelinputs is independently determined by the setting of the I- and Q-channel Full-Scale Range Adjust Registers (Addr: 3h and Addr: Bh, respectively). Note that the high (lower) FSR value in non-ECM corresponds to the mid (min) available selection in ECM; the FSR range in ECM is greater.	VA GND					



PII	·		ns: Analog Front-End and Clock Pins (co	,			
NAME	NO.	TYPE	DESCRIPTION	EQUIVALENT CIRCUIT			
LSPSM	V4	I	Low-sampling power-saving mode (LSPSM) select. In LSPSM, the power consumption is reduced by approximately 20%, and some improvement in performance may be seen. The output is in SDR in 1:2 demux mode and DDR in 1:1 non-demux mode. DDR is not available in 1:2 demux mode in LSPSM. The maximum sampling rate in LSPSM in non-DES mode is 800 MSPS. When this input is logic-high, the device is in LSPSM and when this input is logic-low, the device is in normal mode or non-LSPSM.	GND			
NDM	A5	I	Non-demuxed mode select. Setting this input to logic-high causes the digital output bus to be in the 1:1 non-demuxed mode. Setting this input to logic-low causes the digital output bus to be in the 1:2 demuxed mode. This feature is pin-controlled only and remains active during both ECM and non-ECM.	GND			
PDI PDQ	U3 V3	I	Power down I and Q channels. Setting either input to logic-high powers down the respective I or Q channel. Setting either input to logic-low brings the respective I or Q channel to a operational state after a finite time delay. This pin is active in both ECM and non-ECM. In ECM, each pin is logically OR'd with its respective bit. Therefore, either this pin or the PDI and PDQ bits in the Configuration Register (Addr: 0h; Bit: 11 and Bit: 10, respectively) can be used to power down the I and Q channels.	V <sub>A</sub> 50 kΩ GND			
RSV	W3	_	Reserved. This pin is used for internal purposes and must be connected to GND through a 100-k $\Omega$ resistor.	NONE			
RSV1	E3	_	Decouple this pin with a 100-nF capacitor with a low resistance, low inductance path to GND.	NONE			
RSV2	F4	_	Decouple this pin with a 100-nF capacitor with a low resistance, low inductance path to GND.	NONE			
SCLK	C5	I	Serial clock. In ECM, serial data is shifted into and out of the device synchronously to this clock signal. This clock may be disabled and held logic-low, as long as timing specifications are not violated when the clock is enabled or disabled.	V <sub>A</sub> 100 kΩ GND			
SCS	C4	I	Serial chip select. In ECM, when this signal is asserted (logic-low), SCLK is used to clock in serial data that is present on SDI and to source serial data on SDO. When this signal is de-asserted (logic-high), SDI is ignored and SDO is tri-state.	V <sub>A</sub> 100 kΩ GND			



PI			ns: Analog Front-End and Clock Pins (co			
NAME	NO.	TYPE	DESCRIPTION	EQUIVALENT CIRCUIT		
SDI	B4	I	Serial data-in. In ECM, serial data is shifted into the device on this pin while SCS signal is asserted (logic-low).	V <sub>A</sub> 100 kΩ GND		
SDO	АЗ	0	Serial data-out. In ECM, serial data is shifted out of the device on this pin while SCS signal is asserted (logic-low). This output is tri-state when SCS is deasserted (logic-high).	VA GND		
ТРМ	A4	I	Test pattern mode select. With this input at logichigh, the device continuously outputs a fixed, repetitive test pattern at the digital outputs. In ECM, this input is ignored, and the test pattern mode can only be activated through the Control Register by the TPM bit (Addr: 0h, Bit: 12).	V <sub>A</sub> GND		
POWER AND GR	OUND PINS					
GND	A1, A7, B2, B7, C6, D4, D5, E4, K1, L1, T4, U4, U5, W2, W7, Y1, Y7, AA2:AL11	Р	Analog ground return	NONE		
GND <sub>DR</sub>	A13, A17, A20, D13, D16, E17, F17, F20, M17, M20, U13, U17, V18, Y13, Y17, Y20	Р	Ground return for the output drivers	NONE		
GND <sub>E</sub>	A9, B8, C9, V9, W8, Y9	Р	Ground return for the digital encoder	NONE		
GND <sub>TC</sub>	F2, G2, H3, J2, K4, L4, M2, N3, P2, R2, T2, T3, U1	Р	Ground return for the track-and-hold and clock circuitry	NONE		
V <sub>A</sub>	A2, A6, B6, C7, D1, D8, D9, E1, F1, H4, N4, R1, T1, U8, U9, W6, Y2, Y6	Р	Analog power supply. This supply is tied to the ESD ring; therefore, it must be powered up before or with any other supply.	NONE		
VbiasI	D7, J4, K2	Р	Bias voltage I channel. This is an externally decoupled bias voltage for the I channel. Each pin must individually be decoupled with a 100-nF capacitor through a low resistance, low inductance path to GND.	NONE		



DII	表 5-1. Pin Functions: Analog Front-End and Clock Pins (continued)									
NAME	N NO.	TYPE	DESCRIPTION	EQUIVALENT CIRCUIT						
VbiasQ	L2, M4, U7	Р	Bias voltage Q channel. This is an externally decoupled bias voltage for the Q channel. Each pin must individually be decoupled with a 100-nF capacitor through a low resistance, low inductance path to GND.	NONE						
$V_{DR}$	A11, A15, C18, D11, D15, D17, J17, J20, R17, R20, T17, U11, U15, U16, Y11, Y15	Р	Power supply for the output drivers	NONE						
VE	A8, B9, C8, V8, W9, Y8	Р	Power supply for the digital encoder	NONE						
V <sub>TC</sub>	G1, G3, G4, H2, J3, K3, L3, M3, N2, P1, P3, P4, R3, R4	Р	Power supply for the track-and-hold and clock circuitry	NONE						
HIGH-SPEED DIG	ITAL OUTPUT PI	NS								
DCLKI+, DCLKI - DCLKQ+, DCLKQ -	K19/K20 L19/L20	0	Data clock output for the I- and Q-channel data bus. These differential clock outputs are used to latch the output data and, if used, terminate with a 100- Ω differential resistor placed as closely as possible to the differential receiver. Delayed and non-delayed data outputs are supplied synchronously to this signal. The DCLK rates for all of the available modes can be found in 表 7-8. DCLKI and DCLKQ are always in phase with each other, unless one channel is powered down, and do not require a pulse from DCLK_RST to become synchronized.	VDR DR GND						
DI11+, DI11 - DI10+, DI9 - DI9+, DI9 - DI8+, DI8 - DI7+, DI7 - DI6+, DI6 - DI5+, DI5 - DI4+, DI4 - DI3+, DI3 - DI2+, DI2 - DI1+, DI1 - DI0+, DI0  DQ11+, DQ11 - DQ10+, DQ10 - DQ9+, DQ9 - DQ8+, DQ8 - DQ7+, DQ7 - DQ6+, DQ6 - DQ5+, DQ6 - DQ5+, DQ5 - DQ4+, DQ4 - DQ3+, DQ3 - DQ2+, DQ2 - DQ1+, DQ1 - DQ0+, DQ0 -	J18/J19 H19/H20 H17/H18 G19/G20 G17/G18 F18/F19 E19/E20 D19/D20 D18/E18 C19/C20 B19/B20 B18/C17 . M18/M19 N19/N20 N17/N18 P19/P20 P17/P18 R18/R19 T19/T20 U18/T18 V19/V20 W19/W20 W18/V17	O	I- and Q-channel digital data outputs. In non-demux mode, this LVDS data is transmitted at the sampling clock rate. In demux mode, these outputs provide $\frac{1}{2}$ the data at $\frac{1}{2}$ the sampling clock rate, synchronized with the delayed data; that is, the other $\frac{1}{2}$ of the data which was sampled one clock cycle earlier. Compared with the Dld and DQd outputs, these outputs represent the later time samples. If used, terminate each of these outputs with a $100$ - $\Omega$ differential resistor placed as closely as possible to the differential receiver.	V <sub>DR</sub> + I I I I I I I I I I I I I I I I I I I						

PIN			ns: Analog Front-End and Clock Pins (co				
NAME	NO.	TYPE	DESCRIPTION	EQUIVALENT CIRCUIT			
DId11+, DId11 - DId10+, DId10 - DId9+, DId9 - DId8+, DId8 - DId7+, DId7 - DId6+, DId6 - DId5+, DId5 - DId4+, DId3 - DId2+, DId2 - DId1+,DId1 - DId0+, DId0  DQd11+, DQd10 - DQd9+, DQd9 - DQd8+, DQd8 - DQd7+, DQd7 - DQd6+, DQd6 - DQd5+, DQd5 - DQd4+, DQd4 - DQd3+, DQd3 - DQd2+, DQd2 - DQd1+, DQd1 - DQd2+, DQd2 - DQd1+, DQd1 - DQd2+, DQd2 - DQd1+, DQd1 - DQd0+, DQd0 -	A18/A19 B17/C16 A16/B16 B15/C15 C14/D14 A14/B14 B13/C13 C12/D12 A12/B12 B11/C11 C10/D10 A10/B10 . Y18/Y19 W17/V16 Y16/W16 W15/V15 V14/U14 Y14/W14 W13/V13 V12/U12 Y12/W12 W11/V11 V10/U10 Y10/W10	0	Delayed I- and Q-channel digital data outputs. In non-demux mode, these outputs are tri-state. In demux mode, these outputs provide $\frac{1}{2}$ the data at $\frac{1}{2}$ the sampling clock rate, synchronized with the non-delayed data; that is, the other $\frac{1}{2}$ of the data which was sampled one clock cycle later. Compared with the DI and DQ outputs, these outputs represent the earlier time samples. If used, terminate each of these outputs with a $100$ - $\Omega$ differential resistor placed as closely as possible to the differential receiver.	V <sub>DR</sub> + J DR GND			
ORI+, ORI - ORQ+, ORQ -	K17/K18 L17/L18	О	Out-of-range output for the I and Q channel. This differential output is asserted logic-high while the over- or under-range condition exists; that is, the differential signal at each respective analog input exceeds the full-scale value. Each OR result refers to the current data, with which it is clocked out. If used, terminate each of these outputs with a $100$ - $\Omega$ differential resistor placed as closely as possible to the differential receiver.	V <sub>DR</sub> + J DR GND			



#### **6 Specifications**

#### **6.1 Absolute Maximum Ratings**

over operating free-air temperature range (unless otherwise noted)(1) (2)

	MIN	MAX	UNIT
Supply voltage (V <sub>A</sub> , V <sub>TC</sub> , V <sub>DR</sub> , V <sub>E</sub> )		2.2	V
Supply difference - max(V <sub>A /TC /DR /E</sub> ) - min(V <sub>A /TC /DR /E</sub> )	0	100	mV
Voltage on any input pin (except VinI+, VinI - , VinQ+, VinQ - )	-0.1	5 2.35	V
VinI+, VinI - , VinQ+, VinQ - voltage (maintaining common mode)(3)	-0.5	5 2.5	V
Input current at VinI+, VinI - , VinQ+, VinQ - (3)		±50	mA
Ground difference - max(GND <sub>TC /DR /E</sub> ) - min(GND <sub>TC /DR /E</sub> )	0	100	mV
Input current at any pin <sup>(4)</sup>		±50	mA
Power dissipation at $T_A \leqslant 125^{\circ}C^{(4)}$		4.4	W
Storage temperature, T <sub>stg</sub>	-65	150	°C

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages are measured with respect to GND = GND<sub>DR</sub> = GND<sub>E</sub> = GND<sub>TC</sub> = 0 V, unless otherwise specified.
- (3) Verified during product qualification high-temperature lifetime testing (HTOL) at T<sub>J</sub> = 150°C for 1000 hours continuous operation with V<sub>A</sub> = V<sub>D</sub> = 2.2 V.
- (4) When the input voltage at any pin exceeds the power supply limits, the current at that pin must be limited to 50 mA. In addition, overvoltage at a pin must adhere to maximum voltage limits. Simultaneous overvoltage at multiple pins requires adherence to the maximum package power dissipation limits, which are calculated using the JEDEC JESD51-7 thermal model. Higher dissipation may be possible based on customer-specific thermal situations and specified thermal package resistances from junction to case.

#### 6.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body Model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2500	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions.

#### **6.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT	
Case temperature		-55	125	°C	
Supply voltage (V <sub>A</sub> , V <sub>TC</sub> , V <sub>E</sub> )	1.8	2	V		
Voltage on any input pin (except VinI+, VinI - , VinQ+	, VinQ - )	-0.15	2.15	V	
Driver supply voltage (V <sub>DR</sub> )		1.8	V <sub>A</sub>	V	
VinI+, VinI - , VinQ+, VinQ - voltage <sup>(2)</sup>	DC-coupled	- 0.4	2.4	V	
	DC-coupled at 100% duty cycle		1		
VinI+, VinI - , VinQ+, VinQ - differential voltage <sup>(3)</sup>	DC-coupled at 20% duty cycle		2	V	
	DC-coupled at 10% duty cycle		2.8		
VinI+, VinI - , VinQ+, VinQ - current <sup>(2)</sup>	AC-coupled	- 50	50	mA	
Minds Minds MinOs MinOs manufacture	Maintaining common-mode voltage, AC-coupled		15.3		
VinI+, VinI - , VinQ+, VinQ - power	Not maintaining common-mode voltage, AC-coupled		17.1	dBm	
Ground difference - max(GND <sub>TC/DR/E</sub> ) - min(GND <sub>T</sub>	C/DR/E)		0	V	
Input current at any pin except VinI+, VinI - , VinQ+, o		±50	mA		
CLK+, CLK - voltage	0	V <sub>A</sub>	V		
Differential CLK amplitude		0.4	2	V <sub>P-P</sub>	
V <sub>CMI</sub> common-mode input voltage		V <sub>CMO</sub> - 150	V <sub>CMO</sub> + 150	mV	

- (1) All voltages are measured with respect to GND = GND<sub>DR</sub> = GND<sub>E</sub> = GND<sub>TC</sub> = 0 V, unless otherwise specified.
- (2) Proper common mode voltage must be maintained to ensure proper output code, especially during input overdrive.
- (3) This rating is intended for DC-coupled applications; the voltages and duty cycles listed may be safely applied to V<sub>IN</sub>± for the lifetime of the part.
- (4) When the input voltage at any pin exceeds the power supply limits, the current at that pin must be limited to 50 mA. In addition, overvoltage at a pin must adhere to maximum voltage limits. Simultaneous overvoltage at multiple pins requires adherence to the maximum package power dissipation limits, which are calculated using the JEDEC JESD51-7 thermal model. Higher dissipation may be possible based on customer-specific thermal situations and specified thermal package resistances from junction to case.

#### **6.4 Thermal Information**

		ADC12D1620QML-SP	
	THERMAL METRIC <sup>(1)</sup> (2)	NAA (CCGA)	UNIT
		376 PINS	
R <sub>0</sub> JA	Junction-to-ambient thermal resistance	13.1	°C/W
R <sub>θ JC(top)</sub>	Junction-to-case (top) thermal resistance	5.0	°C/W
R <sub> θ JB</sub>	Junction-to-board thermal resistance	5.1	°C/W
ψJT	Junction-to-top characterization parameter	2.6	°C/W
ψ ЈВ	Junction-to-board characterization parameter	4.7	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see Semiconductor and IC Package Thermal Metrics

<sup>(2)</sup> Solder process specifications in *Board Mounting Recommendation*.




#### 6.5 Converter Electrical Characteristics: Static Converter Characteristics

The following specifications apply after calibration for  $V_A = V_{DR} = V_{TC} = V_E = 1.9 \text{ V}$ ; I and Q channels AC-coupled, FSR pin = high;  $C_L = 10$ -pF; differential AC-coupled sine wave input clock,  $f_{CLK} = 1.6 \text{ GHz}$  at  $0.5 \text{ V}_{P-P}$  with 50% duty cycle;  $V_{BG} = 1.2 \text{ J}_{CLK} = 1.6 \text{ GHz}$  at  $0.5 \text{ V}_{P-P} = 1.6 \text{ J}_{CLK} =$ 

	PARAMETER	TEST CONDITIONS	SUB-GROUPS	MIN	TYP <sup>(3)</sup>	MAX	UNIT
INL	Integral non-linearity	DC-coupled, 1 MHz sine wave over- ranged	[1, 2, 3]	- 7.5	±2.5	7.5	LSB
DNL	Differential non-linearity	DC-coupled, 1 MHz sine wave over- ranged	[1, 2, 3]	- 1.35	±0.5	1.35	LSB
	Resolution with no missing codes		[1, 2, 3]			12	bits
V <sub>OFF</sub>	Offset error				8		LSB
V <sub>OFF</sub> _ADJ	Input offset adjustment range	Extended control mode			±45		mV
PFSE	Positive full-scale error	See <sup>(4)</sup>	[1, 2, 3]	- 30		30	mV
NFSE	Negative full-scale error	See <sup>(4)</sup>	[1, 2, 3]	- 30		30	mV
	Out-of-range output	(V <sub>IN</sub> +) - (V <sub>IN</sub> -) > positive full scale	[1, 2, 3]			4095	
	code	(V <sub>IN</sub> +) - (V <sub>IN</sub> -) < negative full scale	[1, 2, 3]	0			

(1) The analog inputs are protected as shown below. Input voltage magnitudes beyond the Absolute Maximum Ratings may damage this device.



- (2) To ensure accuracy, it is required that V<sub>A</sub>, V<sub>TC</sub>, V<sub>E</sub> and V<sub>DR</sub> be well bypassed. Each supply pin must be decoupled with separate bypass capacitors.
- (3) Typical figures are at T<sub>A</sub> = 25°C, and represent most likely parametric norms. Test limits are ensured to Texas Instrument's average outgoing quality level (AOQL).
- (4) Calculation of full-scale error for this device assumes that the actual reference voltage is exactly its nominal value. Full-scale error for this device, therefore, is a combination of full-scale error and reference voltage error. For relationship between gain error and full-scale error, see gain error in *Device Nomenclature*.



#### 6.6 Converter Electrical Characteristics: Dynamic Converter Characteristics

The following specifications apply after calibration for  $V_A = V_{DR} = V_{TC} = V_E = 1.9 \text{ V}$ ; I and Q channels AC-coupled, FSR pin = high;  $C_L = 10 \text{ pF}$ ; differential AC-coupled sine wave input clock,  $f_{CLK} = 1.6 \text{ GHz}$  at  $0.5 \text{ V}_{P-P}$  with 50% duty cycle;  $V_{BG} = 1.2 \text{ m}$  floating; non-extended control mode; Rext = Rtrim = 3300  $\Omega \pm 0.1\%$ ; analog signal source impedance =  $100 - \Omega$  differential; 1:2 demultiplex non-DES mode; I and Q channels; duty-cycle stabilizer on. (1) (2)


	PARAMETER	e; I and Q channels; duty-cycle state TEST CONDITIONS	SUB-GROUPS	MIN	TYP <sup>(3)</sup>	MAX	UNIT
CER	Code error rate				10 - 18		Error/ Sample
		f <sub>IN</sub> = 2070 MHz ± 2.5 MHz at - 13			- 76		dBFS
		dBFS			- 63		dBc
		f <sub>IN</sub> = 2070 MHz ± 2.5 MHz at - 16			- 80		dBFS
$IMD_3$	3rd order intermodulation	dBFS			- 64		dBc
3	distortion	f <sub>IN</sub> = 2670 MHz ± 2.5 MHz at - 13			- 72		dBFS
		dBFS			- 59		dBc
		f <sub>IN</sub> = 2670 MHz ± 2.5 MHz at - 16 dBFS			- 77		dBFS
					- 61		dBc
1:2 DEN	MUX, NON-DES MODE, N	ION-ECM, NON-LSPSM, f <sub>CLK</sub> = 1.6 GF	1				
ENOP	Effective number of bits		[4]	8.8	9.1		hita
ENOB	Enective number of bits		[5]	8.7			bits
			[6] [4]	54.7	56.5		
SINAD	Signal-to-noise plus		[5]	54.1			dBFS
OIIVAD	distortion ratio		[6]	52.3			ubi o
			[4]	56	58.4		
SNR	Signal-to-noise ratio		[5]	54.6	30.4		dBFS
01111	olgital to Holoc ratio		[6]	53.5			dBFS
	Total harmonic		[4, 5]		- 62	- 59.2	dBFS
THD	distortion		[6]			- 55.5	dBFS
2nd Harm	Second harmonic distortion				- 72.2		dBFS
3rd Harm	Third harmonic distortion				- 62.1		dBFS
	Consideration of the contraction		[4]	58.9	62.1		dBFS
SFDR	Spurious-free dynamic range		[5]	58.1			ubi o
			[6]	56			dBFS
1:2 DEN	MUX, NON-DES MODE, N	ION-ECM, LSPSM, f <sub>CLK</sub> = 800 MHz, f <sub>IN</sub>					
ENOB	Effective number of bits		[4, 5]	9.1	9.5		bits
			[6]	8.6			bits
SINAD	Signal-to-noise plus		[4, 5]	56.5	58.6		dBFS
	distortion ratio		[6]	53.5			dBFS
SNR	Signal-to-noise ratio		[4, 5]	57.6	59.8		dBFS
			[6]	56.8		00.0	dBFS
THD	Total harmonic distortion		[4, 5]		- 67	- 62.3	dBFS
2nd			[6]			- 57	dBFS
2nd Harm	Second harmonic distortion				- 77.7		dBFS
3rd Harm	Third harmonic distortion				- 67.5		dBFS

## 6.6 Converter Electrical Characteristics: Dynamic Converter Characteristics (continued)

The following specifications apply after calibration for  $V_A = V_{DR} = V_{TC} = V_E = 1.9 \text{ V}$ ; I and Q channels AC-coupled, FSR pin = high;  $C_L = 10 \text{ pF}$ ; differential AC-coupled sine wave input clock,  $f_{CLK} = 1.6 \text{ GHz}$  at  $0.5 \text{ V}_{P-P}$  with 50% duty cycle;  $V_{BG} = 1.2 \text{ m}$  floating; non-extended control mode; Rext = Rtrim = 3300  $\Omega \pm 0.1\%$ ; analog signal source impedance =  $100-\Omega$  differential; 1:2 demultiplex non-DES mode; I and Q channels; duty-cycle stabilizer on. (1) (2)

	PARAMETER	TEST CONDITIONS	SUB-GROUPS	MIN	TYP <sup>(3)</sup>	MAX	UNIT	
SFDR	Spurious-free dynamic		[4, 5]	62.5	67.4		dBFS	
51 51	range		[6]	57.5			dBFS	
NON-DI	ON-DEMUX, NON-DES MODE, ECM, NON-LSPSM, f <sub>CLK</sub> = 1.6 GHz, f <sub>IN</sub> = 248 MHz, V <sub>IN</sub> = -0.5 dBFS							
ENOB	Effective number of bits				9.1		bits	
SINAD	Signal-to-noise plus distortion ratio				56.6		dBFS	
SNR	Signal-to-noise ratio				58.6		dBFS	
THD	Total harmonic distortion				- 63.2		dBFS	
2nd Harm	Second harmonic distortion				- 72		dBFS	
3rd Harm	Third harmonic distortion				- 63.3		dBFS	
SFDR	Spurious-free dynamic range				63.3		dBFS	
1:4 DEN	MUX, DES MODE, NON-L	SPSM, $f_{CLK}$ = 1.6 GHz, $f_{IN}$ = 248 MHz,	$V_{IN} = -0.5 dBFS$					
ENOB	Effective number of bits				8.9		bits	
SINAD	Signal-to-noise plus distortion ratio				55.5		dB	
SNR	Signal-to-noise ratio				56.9		dBFS	
THD	Total harmonic distortion				- 62.3		dBFS	
2nd Harm	Second harmonic distortion				- 79.1		dBFS	
3rd Harm	Third harmonic distortion				- 62.3		dBFS	
SFDR	Spurious-free dynamic range				61.7		dBFS	

(1) The analog inputs are protected as shown below. Input voltage magnitudes beyond the *Absolute Maximum Ratings* may damage this device



- (2) To ensure accuracy, it is required that V<sub>A</sub>, V<sub>TC</sub>, V<sub>E</sub> and V<sub>DR</sub> be well bypassed. Each supply pin must be decoupled with separate bypass capacitors.
- (3) Typical figures are at T<sub>A</sub> = 25°C, and represent most likely parametric norms. Test limits are ensured to Texas Instrument's average outgoing quality level (AOQL).




#### 6.7 Converter Electrical Characteristics: Analog Input/Output and Reference Characteristics

The following specifications apply after calibration for  $V_A = V_{DR} = V_{TC} = V_E = 1.9 \text{ V}$ ; I and Q channels AC-coupled, FSR pin = high;  $C_L = 10$ -pF; differential AC-coupled sine wave input clock,  $f_{CLK} = 1.6 \text{ GHz}$  at  $0.5 \text{ V}_{P-P}$  with 50% duty cycle;  $V_{BG} = 1.2 \text{ J}_{CLK} = 1.6 \text{ GHz}$  at  $0.5 \text{ V}_{P-P} = 1.6 \text{ GHz}$  at  $0.5 \text{ V}_{P-P} = 1.6 \text{ J}_{CLK} =$ 

	PARAMETER	TEST CONDITIONS	SUB- GROUPS	MIN	<b>TYP</b> <sup>(3)</sup>	MAX	UNIT
		FSR pin Y3 Low	[4, 5, 6]		630		mV <sub>P-P</sub>
		FSR pin Y3 High	[4, 5, 6]	750	820	890	$mV_{P-P}$
	Analog differential input full-	EXTENDED CONTROL MODE			,	'	
$V_{IN\_FSR}$	scale range	FM(14:0) = 0000 <b>h</b>			600		$mV_{P-P}$
		FM(14:0) = 4000 <b>h</b> (default)			800		$mV_{P-P}$
		FM(14:0) = 7FFFh			1000		$mV_{P-P}$
	Analog input capacitance,	Differential			0.02		pF
	Non-DES mode (4) (5)	Each input pin to ground			1.6		pF
C <sub>IN</sub>	Analog input capacitance,	Differential			0.02		pF
	DES mode (4) (5)	Each input pin to ground			2.2		pF
R <sub>IN</sub>	Differential input resistance		[1, 2, 3]	99	103	107	Ω
COMMON-I	MODE OUTPUT					'	
V <sub>CMO</sub>	Common-mode output voltage	I <sub>CMO</sub> = ±100 μ A	[1, 2, 3]	1.15	1.25	1.35	V
TC_V <sub>CMO</sub>	Common-mode output voltage temperature coefficient	I <sub>CMO</sub> = ±100 μ A			38		ppm/°C
V <sub>CMO_LVL</sub>	V <sub>CMO</sub> input threshold to set DC-coupling mode				0.63		V
C_V <sub>CMO</sub>	Maximum V <sub>CMO</sub> load capacitance	See <sup>(5)</sup>				80	pF
BANDGAP	REFERENCE			-			
$V_{BG}$	Bandgap reference output voltage	I <sub>BG</sub> = ±100 μA	[1, 2, 3]	1.15	1.27	1.35	V
TC_V <sub>BG</sub>	Bandgap reference voltage temperature coefficient	I <sub>BG</sub> = ±100 μA			50		ppm/°C
C <sub>LOAD</sub> V <sub>BG</sub>	Maximum bandgap reference load capacitance				80		pF

(1) The analog inputs are protected as shown below. Input voltage magnitudes beyond the Absolute Maximum Ratings may damage this device.



- (2) To ensure accuracy, it is required that V<sub>A</sub>, V<sub>TC</sub>, V<sub>E</sub> and V<sub>DR</sub> be well bypassed. Each supply pin must be decoupled with separate bypass capacitors.
- (3) Typical figures are at T<sub>A</sub> = 25°C, and represent most likely parametric norms. Test limits are ensured to Texas Instrument's average outgoing quality level (AOQL).
- (4) The analog and clock input capacitances are die capacitances only. Additional package capacitances of 0.22-pF differential and 1.06-pF each pin to ground are isolated from the die capacitances by lead and bond wire inductances.
- (5) This parameter is specified by design and/or characterization and is not tested in production.




#### 6.8 Converter Electrical Characteristic: Channel-to-Channel Characteristics

The following specifications apply after calibration for  $V_A = V_{DR} = V_{TC} = V_E = 1.9 \text{ V}$ ; I and Q channels AC-coupled, FSR pin = high;  $C_L = 10 \text{ pF}$ ; differential AC-coupled sine wave input clock,  $f_{CLK} = 1.6 \text{ GHz}$  at  $0.5 \text{ V}_{P-P}$  with 50% duty cycle;  $V_{BG} = 1.2 \text{ J}_{CLK} = 1.6 \text{ GHz}$  at  $0.5 \text{ V}_{P-P} = 1.6 \text{ GHz}$  duty cycle;  $0.5 \text{ V}_{P-P} = 1.6 \text{ GHz}$  at  $0.5 \text{ V}_{P-P} = 1.6 \text{ GHz}$  at

	PARAMETER	CONDITIONS	SUB- GROUPS	MIN T	YP <sup>(3)</sup> MAX	UNIT
	Phase matching (I, Q)	f <sub>IN</sub> = 1 GHz			< 1	Degree
X-TALK	Crosstalk from I channel	Aggressor = 248 MHz			- 72	dBFS
Q-channel	(aggressor) to Q channel (victim)	Aggressor = 498 MHz			- 75	dBFS
X-TALK	Crosstalk from Q channel	Aggressor = 248 MHz			- <b>7</b> 1	dBFS
I-channel	(aggressor) to I channel (victim)	Aggressor = 498 MHz			- 79	dBFS

(1) The analog inputs are protected as shown below. Input voltage magnitudes beyond the Absolute Maximum Ratings may damage this device




- (2) To ensure accuracy, it is required that V<sub>A</sub>, V<sub>TC</sub>, V<sub>E</sub> and V<sub>DR</sub> be well bypassed. Each supply pin must be decoupled with separate bypass capacitors.
- (3) Typical figures are at T<sub>A</sub> = 25°C, and represent most likely parametric norms. Test limits are ensured to Texas Instrument's average outgoing quality level (AOQL).

#### 6.9 Converter Electrical Characteristics: LVDS CLK Input Characteristics

The following specifications apply after calibration for  $V_A = V_{DR} = V_{TC} = V_E = 1.9 \text{ V}$ ; I and Q channels AC-coupled, FSR pin = high;  $C_L = 10 \text{ pF}$ ; differential AC-coupled sine wave input clock,  $f_{CLK} = 1.6 \text{ GHz}$  at  $0.5 \text{ V}_{P-P}$  with 50% duty cycle;  $V_{BG} = 1.2 \text{ J}_{CLK} = 1.6 \text{ GHz}$  at  $0.5 \text{ V}_{P-P} = 1.6 \text{ J}_{CLK} = 1.6 \text{ J}_{CL$ 

	PARAMETER	CONDITIONS	SUB- GROUPS	MIN	TYP <sup>(3)</sup>	MAX	UNIT
V <sub>IN_CLK</sub> Differential clock input level <sup>(5)</sup>	Sine-wave clock	[1, 2, 3]	0.4		2	\/	
	Square-wave clock	[1, 2, 3]	0.4		2	V <sub>P-P</sub>	
0	Sampling clock input capacitance <sup>(5)(4)</sup>	Differential			0.1		pF
CIN_CLK		Each input to ground			1		þΓ
R <sub>IN_CLK</sub>	Sampling clock input resistance				100		Ω

(1) The analog inputs are protected as shown below. Input voltage magnitudes beyond the Absolute Maximum Ratings may damage this device.



- (2) To ensure accuracy, it is required that V<sub>A</sub>, V<sub>TC</sub>, V<sub>E</sub> and V<sub>DR</sub> be well bypassed. Each supply pin must be decoupled with separate bypass capacitors.
- (3) Typical figures are at T<sub>A</sub> = 25°C, and represent most likely parametric norms. Test limits are ensured to Texas Instrument's average outgoing quality level (AOQL).
- (4) The analog and clock input capacitances are die capacitances only. Additional package capacitances of 0.22-pF differential and 1.06-pF each pin to ground are isolated from the die capacitances by lead and bond wire inductances.


(5) This parameter is specified by design and/or characterization and is not tested in production.

#### 6.10 Electrical Characteristics: AutoSync Feature

The following specifications apply after calibration for for  $V_A = V_{DR} = V_{TC} = V_E = 1.9 \text{ V}$ ; I and Q channels AC-coupled, FSR pin = High;  $C_L = 10 \text{ pF}$ ; differential AC-coupled sine wave input clock,  $f_{CLK} = 1.6 \text{ GHz}$  at  $0.5 \text{ V}_{P-P}$  with 50% duty cycle;  $V_{BG} = 1.2 \text{ g}$  floating; non-extended control mode; Rext = Rtrim = 3300  $\Omega \pm 0.1\%$ ; analog signal source impedance = 100- $\Omega$  differential; 1:2 demultiplex non-DES mode; I and Q channels; duty-cycle stabilizer on<sup>(1)</sup> (2)

	PARAMETER	TEST CONDITIONS	SUB- GROUPS	MIN	<b>TYP</b> (3)	MAX	UNIT
V <sub>IN_RCLK</sub>	Differential RCLK input level	Differential peak-to-peak			360		$mV_{p-p}$
C	PCLK input conscitones	Differential			0.1		n.E
C <sub>IN_RCLK</sub>	RCLK input capacitance	Each input to ground			1		pF
R <sub>IN_CLK</sub>	RCLK differential input resistance				100		Ω
I <sub>IH_RCLK</sub>	Input leakage current	$V_{IN} = V_A$	[1, 2, 3]		20		μА
I <sub>IL_RCLK</sub>	Input leakage current	V <sub>IN</sub> = GND	[1, 2, 3]		- 32		μ <b>А</b>
V <sub>O_RCOUT</sub>	Differential RCOut output voltage				360		$mV_{p-p}$

(1) The analog inputs are protected as shown below. Input voltage magnitudes beyond the Absolute Maximum Ratings may damage this device.



- (2) To ensure accuracy, it is required that V<sub>A</sub>, V<sub>TC</sub>, V<sub>E</sub> and V<sub>DR</sub> be well bypassed. Each supply pin must be decoupled with separate bypass capacitors.
- (3) Typical figures are at T<sub>A</sub> = 25°C, and represent most likely parametric norms. Test limits are ensured to Texas Instrument's average outgoing quality level (AOQL).

#### 6.11 Converter Electrical Characteristics: Digital Control and Output Pin Characteristics

The following specifications apply after calibration for for  $V_A = V_{DR} = V_{TC} = V_E = 1.9 \text{ V}$ ; I and Q channels AC-coupled, FSR pin = High;  $C_L = 10 \text{ pF}$ ; differential AC-coupled sine wave input clock,  $f_{CLK} = 1.6 \text{ GHz}$  at  $0.5 \text{ V}_{P-P}$  with 50% duty cycle;  $V_{BG} = 1.0 \text{ m}$  floating; non-extended control mode; Rext = Rtrim = 3300  $\Omega \pm 0.1\%$ ; analog signal source impedance = 100- $\Omega$  differential; 1:2 demultiplex non-DES mode; I and Q channels; duty-cycle stabilizer on. (1) (2)

	PARAMETER	CONDITIONS	SUB- GROUPS	MIN	TYP <sup>(3)</sup> MA	X UNIT			
DIGITAL CONTROL PINS, (DES, LSPSM, CAL, PDI, PDQ, TPM, NDM, FSR, DDRPh, ECE, SCLK, SDI, SCS— unless otherwise specified)									
V <sub>IH</sub>	Logic high input voltage		[1, 2, 3]	0.7 x V <sub>A</sub>		V			
V <sub>IL</sub>	Logic low input voltage		[1, 2, 3]		0.3 x \	/ <sub>A</sub> V			
I <sub>IH</sub>	Input leakage current	$V_{IN} = V_A$	[1, 2, 3]	- 1		1 µA			
	Input leakage current (DES, LSPSM, CAL, TPM, NDM, FSR, DDRPh)		[1, 2, 3]	- 1		1 μΑ			
I <sub>IL</sub>	Input leakage current (SCLK, SDI, SCS)	V <sub>IN</sub> = GND	[1, 2, 3]	- 30		μА			
	Input leakage current (PDI, PDQ, ECE)		[1, 2, 3]	- 55		μА			
C <sub>IN_DIG</sub>	Input capacitance (4)	Each input to ground			1.5	pF			
DIGITAL	IIGITAL OUTPUT PINS (Data, DCLKI, DCLKQ, ORI, ORQ) - see Device Nomenclature								


Copyright © 2021 Texas Instruments Incorporated

# 6.11 Converter Electrical Characteristics: Digital Control and Output Pin Characteristics (continued)

The following specifications apply after calibration for for  $V_A = V_{DR} = V_T = V_E = 1.9 \text{ V}$ ; I and Q channels AC-coupled, FSR pin = High;  $C_L = 10 \text{ pF}$ ; differential AC-coupled sine wave input clock,  $f_{CLK} = 1.6 \text{ GHz}$  at  $0.5 \text{ V}_{P-P}$  with 50% duty cycle;  $V_{BG} = 1.2 \text{ J}_{CLK} = 1.6 \text{ GHz}$  at  $0.5 \text{ V}_{P-P} = 1.6 \text{ GHz}$  duty cycle;  $V_{BG} = 1.2 \text{ J}_{CLK} = 1.6 \text{ GHz}$  at  $0.5 \text{ V}_{P-P} = 1.6 \text{ GHz}$  duty cycle;  $V_{BG} = 1.2 \text{ J}_{CLK} = 1.6 \text{ GHz}$  at  $0.5 \text{ V}_{P-P} = 1.6 \text{ GHz}$  duty cycle;  $V_{BG} = 1.6 \text{ GHz}$  differential;  $V_{CLK} = 1.6 \text{ GHz}$  duty cycle;  $V_{BG} = 1.6 \text{ GHz}$  differential;  $V_{CLK} = 1.6 \text{ GHz}$  duty cycle;  $V_{CLK} = 1.6 \text{ GHz}$  differential;  $V_{CLK} = 1.6 \text{ GHz}$  differential;  $V_{CLK} = 1.6 \text{ GHz}$  duty cycle;  $V_{CLK} = 1.6 \text{ GHz}$ 

	PARAMETER	CONDITIONS	SUB- GROUPS	MIN	TYP <sup>(3)</sup>	MAX	UNIT
		V <sub>BG</sub> = floating, OVS = High	[1, 2, 3]	380	600	840	$mV_{P-P}$
V	LVDS differential output	V <sub>BG</sub> = floating, OVS = Low	[1, 2, 3]	240	440	650	$mV_{P-P}$
$V_{OD}$	voltage	V <sub>BG</sub> = V <sub>A</sub> , OVS = high	[1, 2, 3]		670		$mV_{P-P}$
		V <sub>BG</sub> = V <sub>A</sub> , OVS = low	[1, 2, 3]		500		$mV_{P-P}$
Δ V <sub>O DIFF</sub>	Change in LVDS output swing between logic levels			-20	1	20	mV
V	Output offset voltage	V <sub>BG</sub> = floating			0.8		V
V <sub>OS</sub>	Output offset voltage	V <sub>BG</sub> = V <sub>A</sub>			1.2		V
ΔV <sub>OS</sub>	Change in output offset voltage between logic levels				±1		mV
I <sub>os</sub>	Output short-circuit current	V <sub>BG</sub> = floating; D+ and D- connected to 0.8 V			±3.8		mA
Z <sub>O</sub>	Differential output impedance				100		Ω
DIFFEREN	TIAL DCLK RESET PINS (DC	CLK_RST)				1	
V <sub>CMI_DRST</sub>	DCLK_RST Common mode Input Voltage				1.25		V
V <sub>ID_DRST</sub>	Differential DCLK_RST Input Voltage				0.6		V <sub>P-P</sub>
R <sub>IN_DRST</sub>	Differential DCLK_RST Input Resistance <sup>(5)</sup>				100		Ω
DIGITAL O	UTPUT PINS (CalRun, SDO)	1					
V <sub>OH</sub>	Logic high output level	CalRun, SDO I <sub>OH</sub> = -400 μA	[1, 2, 3]	1.5	1.7		V
V <sub>OL</sub>	Logic low output level	CalRun, SDO I <sub>OH</sub> = 400 μA	[1, 2, 3]		0.14	0.3	V

(1) The analog inputs are protected as shown below. Input voltage magnitudes beyond the Absolute Maximum Ratings may damage this device.



- (2) To ensure accuracy, it is required that V<sub>A</sub>, V<sub>TC</sub>, V<sub>E</sub> and V<sub>DR</sub> be well bypassed. Each supply pin must be decoupled with separate bypass capacitors.
- (3) Typical figures are at T<sub>A</sub> = 25°C, and represent most likely parametric norms. Test limits are ensured to Texas Instrument's average outgoing quality level (AOQL).
- (4) The digital control pin capacitances are die capacitances only. Additional package capacitance of 1.6-pF each pin to ground are isolated from the die capacitances by lead and bond wire inductances.
- (5) This parameter is specified by design and/or characterization and is not tested in production.



## 6.12 Converter Electrical Characteristics: Power Supply Characteristics

The following specifications apply after calibration for  $V_A = V_{DR} = V_{TC} = V_E = 1.9 \text{ V}$ ; I and Q channels AC-coupled, FSR pin = high;  $C_L = 10 \text{ pF}$ ; differential AC-coupled sine wave input clock,  $f_{CLK} = 1.6 \text{ GHz}$  at  $0.5 \text{ V}_{P-P}$  with 50% duty cycle;  $V_{BG} = 1.2 \text{ Hz}$  floating; non-extended control mode; Rext = Rtrim = 3300  $\Omega \pm 0.1\%$ ; analog signal source impedance =  $100-\Omega$  differential; 1:2 demultiplex non-DES mode; I and Q channels; duty-cycle stabilizer on. (1) (2)


	PARAMETER	CONDITIONS	SUB- GROUPS	MIN TYP <sup>(3)</sup>	MAX	UNIT
f <sub>CLK</sub> = 1	I.6 GHz, 1:2 DEMUX MODE, NOI	N-LSPSM			'	
		PDI = PDQ = Low	[1, 2, 3]	1160		mA
1	Analog oungly ourrent	PDI = Low; PDQ = High		637		mA
A	Analog supply current	PDI = High; PDQ = Low		635		mA
		PDI = PDQ = High		2		mA
		PDI = PDQ = Low	[1, 2, 3]	471		mA
	Track-and-hold and clock	PDI = Low; PDQ = High		284		mA
TC	supply current	PDI = High; PDQ = Low		284		mA
		PDI = PDQ = High		1		mA
		PDI = PDQ = Low	[1, 2, 3]	281		mA
	Output driver supply current	PDI = Low; PDQ = High		149		mA
DR	Output driver supply current	PDI = High; PDQ = Low		143		mA
		PDI = PDQ = High		8		μΑ
		PDI = PDQ = Low	[1, 2, 3]	90		mA
	Digital encoder supply	PDI = Low; PDQ = High		54		mA
E	current	PDI = High; PDQ = Low		42		mA
		PDI = PDQ = High		0.04		μΑ
		PDI = PDQ = Low	[1, 2, 3]	2020	2280	mA
	Total current	PDI = Low; PDQ = High	[1, 2, 3]	1120	1300	mA
Т	iotal current	PDI = High; PDQ = Low	[1, 2, 3]	1110	1300	mA
		PDI = PDQ = High		2.7		mA
		PDI = PDQ = Low	[1, 2, 3]	3.8	4.4	W
2	Dower consumption	PDI = Low; PDQ = High		2.1		W
<b>c</b>	Power consumption	PDI = High; PDQ = Low		2.1		W
		PDI = PDQ = High		5.2		mW

## 6.12 Converter Electrical Characteristics: Power Supply Characteristics (continued)

The following specifications apply after calibration for  $V_A = V_{DR} = V_{TC} = V_E = 1.9 \text{ V}$ ; I and Q channels AC-coupled, FSR pin = high;  $C_L = 10 \text{ pF}$ ; differential AC-coupled sine wave input clock,  $f_{CLK} = 1.6 \text{ GHz}$  at  $0.5 \text{ V}_{P-P}$  with 50% duty cycle;  $V_{BG} = 1.2 \text{ m}$  floating; non-extended control mode; Rext = Rtrim = 3300  $\Omega \pm 0.1\%$ ; analog signal source impedance = 100- $\Omega$  differential; 1:2 demultiplex non-DES mode; I and Q channels; duty-cycle stabilizer on.<sup>(1)</sup> (2)

	PARAMETER	CONDITIONS	SUB- GROUPS	MIN TYP <sup>(3)</sup>	MAX	UNIT
f <sub>CLK</sub> = 8	300 MHz, 1:2 DEMUX MODE, LS	PSM			-	
		PDI = PDQ = Low	[1, 2, 3]	754		mA
	Amalan aumah, auman	PDI = Low; PDQ = High		423		mA
I <sub>A</sub>	Analog supply current	PDI = High; PDQ = Low		423		mA
		PDI = PDQ = High		2		mA
		PDI = PDQ = Low	[1, 2, 3]	344		mA
	Track-and-hold and clock	PDI = Low; PDQ = High		212		mA
I <sub>TC</sub>	supply current	PDI = High; PDQ = Low		212		mA
		PDI = PDQ = High		1		mA
	Output driver supply current	PDI = PDQ = Low	[1, 2, 3]	273		mA
		PDI = Low; PDQ = High		141		mA
I <sub>DR</sub>		PDI = High; PDQ = Low		141		mA
		PDI = PDQ = High		8		μA
		PDI = PDQ = Low	[1, 2, 3]	46		mA
	Digital encoder supply	PDI = Low; PDQ = High		24		mA
Ι <sub>Ε</sub>	current	PDI = High; PDQ = Low		22		mA
		PDI = PDQ = High		0.03		μA
		PDI = PDQ = Low	[1, 2, 3]	1417	1620	mA
	Tatal assumant	PDI = Low; PDQ = High	[1, 2, 3]	801	940	mA
I <sub>T</sub>	Total current	PDI = High; PDQ = Low	[1, 2, 3]	799	940	mA
		PDI = PDQ = High		2.7		mA
		PDI = PDQ = Low	[1, 2, 3]	2.7	3.1	W
<b>D</b>	Davisa assessmentias	PDI = Low; PDQ = High		1.5		W
P <sub>C</sub>	Power consumption	PDI = High; PDQ = Low		1.5		W
		PDI = PDQ = High		5.2		mW

(1) The analog inputs are protected as shown below. Input voltage magnitudes beyond the Absolute Maximum Ratings may damage this device.



- (2) To ensure accuracy, it is required that V<sub>A</sub>, V<sub>TC</sub>, V<sub>E</sub> and V<sub>DR</sub> be well bypassed. Each supply pin must be decoupled with separate bypass capacitors.
- (3) Typical figures are at T<sub>A</sub> = 25°C, and represent most likely parametric norms. Test limits are ensured to Texas Instrument's average outgoing quality level (AOQL).



#### 6.13 Converter Electrical Characteristics: AC Electrical Characteristics

The following specifications apply after calibration for  $V_A = V_{DR} = V_{TC} = V_E = 1.9 \text{ V}$ ; I and Q channels AC-coupled, FSR pin = high;  $C_L = 10 \text{ pF}$ ; differential AC-coupled sine wave input clock,  $f_{CLK} = 1.6 \text{ GHz}$  at  $0.5 \text{ V}_{P-P}$  with 50% duty cycle;  $V_{BG} = 1.2 \text{ J}_{CL} = 1.2 \text{$ 

	PARAMETER	CONDITIONS		SUB- GROUPS	MIN	TYP <sup>(3)</sup>	MAX	UNIT
INPUT CI	LOCK (CLK)							
£	Maximum input clock	Non-LSPSM		[9, 10, 11]	1.6			GHz
f <sub>CLK (max)</sub>	frequency	LSPSM		[9, 10, 11]	800			MHz
_	Minimum input clock	Non-LSPSM	Non-DES mode; LFS = 1 <b>b</b>	[9, 10, 11]			200	MHz
f <sub>CLK (min)</sub>	frequency		DES mode				250	
		LSPSM	Non-DES mode	[9, 10, 11]			200	MHz
	Input clock duty cycle <sup>(4)</sup>	$f_{\text{CLK(min)}} \leqslant f_{\text{CLK}} \leqslant f_{\text{CLK}}$ (ma	ax)		20%	50%	80%	
t <sub>CL</sub>	Input clock low time(4)				200	500		ps
t <sub>CH</sub>	Input clock high time(4)				200	500		ps
DCLK_R	ST							
t <sub>SR</sub>	Setup time DCLK_RST±					45		ps
t <sub>HR</sub>	Hold time DCLK_RST±					45		ps
t <sub>PWR</sub>	Pulse width DCLK_RST±					5		Input Clock Cycles
DATA CL	OCK (DCLKI, DCLKQ)							
	DCLK duty cycle					50%		
	DCLK synchronization	90° mode				4		Input
tsync_dly	delay	0° mode				5		Clock Cycles
t <sub>LHT</sub>	Differential low-to-high transition time	10% to 90%, C <sub>L</sub> = 2.5-pF				200		ps
t <sub>HLT</sub>	Differential high-to-low transition time	10% to 90%, C <sub>L</sub> = 2.5-pF				200		ps
t <sub>SU</sub>	Data-to-DCLK set-up time	DDR mode, 90° DCLK				500		ps
t <sub>H</sub>	DCLK-to-data hold time	DDR mode, 90° DCLK				500		ps
t <sub>OSK</sub>	DCLK-to-data output skew	50% of DCLK transition to	50% of data transition			±50		ps




#### 6.13 Converter Electrical Characteristics: AC Electrical Characteristics (continued)

The following specifications apply after calibration for  $V_A = V_{DR} = V_{TC} = V_E = 1.9 \text{ V}$ ; I and Q channels AC-coupled, FSR pin = high;  $C_L = 10 \text{ pF}$ ; differential AC-coupled sine wave input clock,  $f_{CLK} = 1.6 \text{ GHz}$  at  $0.5 \text{ V}_{P-P}$  with 50% duty cycle;  $V_{BG} = 1.2 \text{ m}$  floating; non-extended control mode; Rext = Rtrim = 3300  $\Omega \pm 0.1\%$ ; analog signal source impedance =  $100 - \Omega$  differential; 1:2 demultiplex non-DES mode; I and Q channels; duty-cycle stabilizer on.<sup>(1)</sup> (2)

	PARAMETER	CONDITIONS	SUB- GROUPS	MIN	<b>TYP</b> (3)	MAX	UNIT
DATA	INPUT-TO-OUTPUT						
t <sub>AD</sub>	Sampling (aperture) delay	Input CLK+ rise to acquisition of data			1.3		ns
t <sub>AJ</sub>	Aperture jitter				0.2		ps (rms)
t <sub>OD</sub>	Input clock-to data output delay (in addition to t <sub>LAT</sub> )	50% of input clock transition to 50% of data transition			3.2		ns
	Latency in	DI, DQ outputs	[4, 5, 6]			34	
	1:2 demux non-DES mode <sup>(4)</sup>	Dld, DQd outputs	[4, 5, 6]			35	Clock Cycles
		DI outputs	[4, 5, 6]			34	Input Clock
	Latency in 1:4 demux DES	DQ outputs	[4, 5, 6]			34.5	
	mode <sup>(4)</sup>	Dld outputs	[4, 5, 6]			35	
$t_{LAT}$		DQd outputs	[4, 5, 6]			35.5	1
	Latency in	DI outputs	[4, 5, 6]			34	
	non-demux non-DES mode <sup>(4)</sup>	DQ outputs	[4, 5, 6]			34	Clock Cycles
	Latency in	DI outputs	[4, 5, 6]			34	
	non-demux DES mode <sup>(4)</sup>	DQ outputs	[4, 5, 6]			34.5	Clock Cycles
t <sub>ORR</sub>	Over range recovery time	Differential V <sub>IN</sub> step from ±1.2 V to 0 V to get accurate conversion			1		Input Clock Cycle
	PD low-to-rated	Non-DES mode			500		ns
t <sub>WU</sub>	accuracy conversion (wake-up time)	DES mode			1		μs

(1) The analog inputs are protected as shown below. Input voltage magnitudes beyond the Absolute Maximum Ratings may damage this device.



- (2) The maximum clock frequency for non-demux mode is 1 GHz.
- (3) Typical figures are at T<sub>A</sub> = 25°C, and represent most likely parametric norms. Test limits are ensured to Texas Instrument's average outgoing quality level (AOQL).
- (4) This parameter is specified by design and/or characterization and is not tested in production.



#### 6.14 Electrical Characteristics: Delta Parameters

over operating free-air temperature range (unless otherwise noted)(1) (2) (3) (4)

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
I <sub>A</sub>	Analog supply current		- 6	6	mA
I <sub>TC</sub>	Track and hold supply current		- 4	4	mA
I <sub>DR</sub>	Output driver supply current		- 15	15	mA
IE	Digital encoder supply current		- 30	30	mA


- (1) Delta parameters are measured on the automated test equipment (ATE) as part of the ATE program at both pre and post burn-in.
- (2) The four delta parameter currents are measured at the beginning of the ATE program. The voltage supply is then pulsed to the absolute max and the remainder of the ATE program is executed. After the ATE program is executed, the four delta parameter currents are measured again. The differences in the measured supply currents at the beginning and end of the ATE program are the delta parameters.
- (3) Delta parameters are measured at T<sub>A</sub> = 25°C prior to burn-in and at T<sub>A</sub> = −55°C, 25°C, and 125°C after burn-in. The differences between supply currents measured before and after burn-in are not included in the delta parameter analysis.
- (4) For delta parameters outside of the distribution, the corresponding parts are rejected.

#### 6.15 Timing Requirements: Serial Port Interface

over operating free-air temperature range (unless otherwise noted) The following specifications apply after calibration for  $V_A = V_{DR} = V_{TC} = V_E = 1.9 \text{ V}$ ; I and Q channels AC-coupled, FSR pin = High;  $C_L = 10 \text{ pF}$ ; differential AC-coupled sine wave input clock,  $f_{CLK} = 1.6 \text{ GHz}$  at  $0.5 \text{ V}_{P-P}$  with 50% duty cycle;  $V_{BG} = \text{floating}$ ; non-extended control mode; Rext = Rtrim = 3300  $\Omega$  ±0.1%; analog signal source impedance = 100- $\Omega$  differential; 1:2 demultiplex non-DES mode; I and Q channels; duty-cycle stabilizer on.<sup>(1)(2)</sup>

	PARAMETER	TEST CONDITIONS	SUB- GROUPS	MIN	NOM <sup>(2)</sup>	MAX	UNIT
f <sub>SCLK (max)</sub>	Maximum serial clock frequency	See <sup>(3)</sup>		15			MHz
f <sub>SCLK (min)</sub>	Minimum serial clock frequency	See <sup>(3)</sup>				0	MHz
	Serial clock low time		[9, 10, 11]	30			ns
	Serial clock high time		[9, 10, 11]	30			ns
t <sub>SSU</sub>	Serial data to serial clock rising setup time	See <sup>(3)</sup>		2.5			ns
t <sub>SH</sub>	Serial data to serial clock rising hold time	See <sup>(3)</sup>		1			ns
t <sub>SCS</sub>	SCS to serial clock rising setup time				2.5		ns
t <sub>HCS</sub>	SCS to serial clock falling hold time				1.5		ns
t <sub>BSU</sub>	Bus turnaround time				10		ns

(1) The analog inputs are protected as shown below. Input voltage magnitudes beyond the #6.1 may damage this device.



- (2) Typical figures are at T<sub>A</sub> = 25°C, and represent most likely parametric norms. Test limits are ensured to Texas Instrument's average outgoing quality level (AOQL).
- (3) This parameter is specified by design and/or characterization and is not tested in production.




#### 6.16 Timing Requirements: Calibration

over operating free-air temperature range (unless otherwise noted) The following specifications apply after calibration for  $V_A = V_{DR} = V_{TC} = V_E = 1.9$  V; I and Q channels AC-coupled, FSR pin = high;  $C_L = 10$  pF; differential AC-coupled sine wave input clock,  $f_{CLK} = 1.6$  GHz at 0.5  $V_{P-P}$  with 50% duty cycle;  $V_{BG} = floating$ ; non-extended control mode; Rext = Rtrim = 3300  $\Omega$  ±0.1%; analog signal source impedance =  $100-\Omega$  differential; 1:2 demultiplex non-DES mode; I and Q channels; duty-cycle stabilizer on.<sup>(1)(2)</sup>

	PARAMETER	TEST CONDITIONS	SUB- GROUPS	MIN	NOM <sup>(2)</sup>	MAX	UNIT
t <sub>CAL</sub>	Calibration cycle time	Non-ECM					
		ECM; CSS = 0b			$4.1 \times 10^{7}$		Clock Cycles
		ECM; CSS = 1b					
t <sub>CAL_L</sub>	CAL pin low time	See 图 6-8, note (3)	[9, 10, 11]	1280			Clock Cycles
t <sub>CAL_H</sub>	CAL pin high time	See 图 6-8, note <sup>(3)</sup>	[9, 10, 11]	1280			Clock Cycles

(1) The analog inputs are protected as shown below. Input voltage magnitudes beyond the Absolute Maximum Ratings may damage this device.



- (2) Typical figures are at T<sub>A</sub> = 25°C, and represent most likely parametric norms. Test limits are ensured to Texas Instrument's average outgoing quality level (AOQL).
- (3) This parameter is specified by design and/or characterization and is not tested in production.

## **6.17 Quality Conformance Inspection**

MIL-STD-883, Method 5005 - Group A

SUBGROUP	DESCRIPTION	TEMPERATURE (°C)
1	Static tests at	+25
2	Static tests at	+125
3	Static tests at	-55
4	Dynamic tests at	+25
5	Dynamic tests at	+125
6	Dynamic tests at	-55
7	Functional tests at	+25
8A	Functional tests at	+125
8B	Functional tests at	-55
9	Switching tests at	+25
10	Switching tests at	+125
11	Switching tests at	-55
12	Setting time at	+25
13	Setting time at	+125
14	Setting time at	-55




图 6-1. Clocking in Non-LSPSM, 1:2 Demux, Non-DES Mode\*




图 6-2. Clocking in Non-LSPSM, Non-Demux, Non-DES Mode\*






图 6-3. Clocking in Non-LSPSM, 1:4 Demux DES Mode\*




图 6-4. Clocking in Non-LSPSM, Non-Demux Mode DES Mode\*




图 6-5. Clocking in LSPSM, 1:2 Demux Mode, Non-DES Mode\*




图 6-6. Clocking in LSPSM, Non-Demux Mode, Non-DES Mode\*

<sup>\*</sup> The timing for 🖺 6-1 through 🖺 6-6 is shown for the one input only (I or Q). However, both I and Q inputs may be used. For this case, the I channel functions precisely the same as the Q channel, with VinI, DCLKI, DId, and DI instead of VinQ, DCLKQ, DQd, and DQ. Both I and Q channel use the same CLK.






图 6-7. Data Clock Reset Timing (Demux Mode)




图 6-8. On-Command Calibration Timing




图 6-9. Serial Interface Timing








图 6-10. Input / Output Transfer Characteristic




#### **6.19 Typical Characteristics**





















## 7 Detailed Description

### 7.1 Overview

The ADC12D1620 device is a versatile analog-to-digital converter (ADC) with an innovative architecture, which permits very high-speed operation. The controls available ease the application of the device to circuit solutions. Optimum performance requires adherence to the provisions discussed here and in the *Application Information*. This section covers an overview, a description of control modes (extended control mode and non-extended control mode), and features.

The ADC12D1620 device uses a calibrated folding and interpolating architecture that achieves a high effective number of bits (ENOB). The use of folding amplifiers greatly reduces the number of comparators and power consumption. Interpolation reduces the number of front-end amplifiers required, minimizing the load on the input signal and further reducing power requirements. In addition to correcting other non-idealities, on-chip calibration reduces the INL bow often seen with folding architectures. The result is an extremely fast, high-performance, low-power converter.

#### 7.1.1 Operation Summary

A differential analog input is digitized into 12 bits. Differential input signals below the negative full-scale range cause the output word to be all zeroes. Differential inputs above the positive full-scale range results in the output word being all ones. If either case happens, the out-of-range output for the respective channel has a logic-high signal.


There are 4 major sampling modes:

- 1. Dual-channel ADC with a sampling range of 200 to 1600 MSPS.
- 2. Single channel, interleaved ADC in dual-edge sampling with a sampling range of 500 to 3200 MSPS.
- 3. Dual-channel ADC in LSPSM with a sampling range of 200 to 800 MSPS.
- 4. Single channel, interleaved ADC in LSPSM and dual-edge sampling with a sampling range of 500 to 1600 MSPS.

The device has many operating options. Some of these options can be controlled through pin configurations in non-extended control mode (non-ECM or sometimes known as pin-control mode). An expanded feature set is available in extended control mode (ECM) through the serial interface.

Each channel has a selectable output demultiplexer that feeds two LVDS buses. Depending upon the sampling mode and the demux option chosen, the output data rate can be the same, one half, or one quarter the sample rate.

#### 7.2 Functional Block Diagram



Copyright © 2017, Texas Instruments Incorporated



# 7.3 Feature Description

The ADC12D1620 offers many features to make the device convenient to use in a wide variety of applications.  $\frac{1}{2}$  7-1 is a summary of the features available, as well as details for the control mode chosen.  $\frac{1}{2}$   $\frac{1}$ 

表 7-1. Features and Modes

衣 1-1. Features and Modes						
FEATURE	NON-ECM	CONTROL PIN ACTIVE IN ECM	ECM	DEFAULT ECM STATE		
INPUT CONTROL AND ADJUST	r					
AC- and DC-coupled mode selection	Selected through V <sub>CMO</sub> (Pin C2)	Yes	Not available	N/A		
Input full-scale range adjust	Selected through FSR (Pin Y3)	No	Selected through the Configuration Register (Addr: 3 <b>h</b> and B <b>h</b> )	Mid FSR value		
Input offset adjust setting	Not available	N/A	Selected through the Configuration Register (Addr: 2 <b>h</b> and A <b>h</b> )	Offset = 0 mV		
Low-sampling power-saving mode	Selected through LSPSM (Pin V4)	Yes	Not available	N/A		
DES / Non-DES mode selection	Selected through DES (Pin V5)	No	Selected through the DES bit (Addr: 0 <b>h</b> ; Bit: 7)	Non-DES mode		
DES mode input selection	Not available	N/A	Selected through the DEQ, DIQ bits (Addr: 0h; Bits: 6:5)	N/A		
DESCLKIQ mode	Not available	N/A	Selected through the DCK bit (Addr: Eh; Bit: 6)	N/A		
DES timing adjust	Not available	N/A	Selected through the DES Timing Adjust Reg (Addr: 7 <b>h</b> )	Mid skew offset		
Sampling clock phase adjust	Not available	N/A	Selected through the Configuration Register (Addr: Ch and Dh)	t <sub>AD</sub> adjust disabled		
OUTPUT CONTROL AND ADJU	IST					
DDR clock phase selection	Selected through DDRPh (Pin W4)	No	Selected through the DPS bit (Addr: 0h; Bit: 14)	0° mode		
DDR / SDR DCLK selection	Not available	N/A	Selected through the SDR bit (Addr: 0h; Bit: 2)	DDR mode		
SDR rising / falling DCLK Selection	Not available	N/A	Selected through the DPS bit (Addr: 0h; Bit: 14)	N/A		
LVDS differential voltage amplitude selection	Higher amplitude only	N/A	Selected through the OVS bit (Addr: 0h; Bit: 13)	Higher amplitude		
LVDS common-mode voltage amplitude selection	Selected through V <sub>BG</sub> (Pin B1)	Yes	Not available	N/A		
Output formatting selection	Offset binary only	N/A	Selected through the 2SC bit (Addr: 0h; Bit: 4)	Offset binary		
Test pattern mode at output	Selected through TPM (Pin A4)	No	Selected through the TPM bit (Addr: 0h; Bit: 12)	TPM disabled		
Demux/Non-demux mode selection	Selected through NDM (Pin A5)	Yes	Not available	N/A		
AutoSync	Not available	N/A	Selected through the Configuration Register (Addr: E <b>h</b> )	primary mode, RCOut1, RCOut2 disabled		
DCLK reset	Not available	N/A	Selected through the Configuration Register (Addr: E <b>h</b> ; Bit: 0)	DCLK reset disabled		

表 7-1. Features and Modes (continued)

₹ 7-1.1 eatales and modes (continued)					
FEATURE	NON-ECM	CONTROL PIN ACTIVE IN ECM	ECM	DEFAULT ECM STATE	
Time stamp	Not available	ot available N/A Selected through the TSE bit (Addr: 0h; Bit: 3)		Time stamp disabled	
CALIBRATION					
On-command calibration	Selected through CAL (Pin D6)	Yes	Selected through the CAL bit (Addr: 0h; Bit: 15)	N/A (CAL = 0)	
Calibration Adjust	Not available	N/A	Selected through the Configuration Register (Addr: 4 <b>h</b> )	t <sub>CAL</sub>	
Read/Write calibration settings	Not available	N/A	Selected through the SSC bit (Addr: 4 <b>h</b> ; Bit: 7)	R/W calibration values disabled	
POWER-DOWN					
Power down I channel	Selected through PDI (Pin U3)	Yes	Selected through the PDI bit (Addr: 0h; Bit: 11)	I-channel operational	
Power down Q channel	Selected through PDQ (Pin V3)	Yes	Selected through the PDQ bit (Addr: 0h; Bit: 10)	Q-channel operational	

### 7.3.1 Input Control and Adjust

There are several features and configurations for the input of the ADC12D1620 device that enable it to be used in many different applications. AC- and DC-coupled modes, input full-scale range adjust, input offset adjust, LSPSM, DES/non-DES modes, and sampling clock phase adjust are discussed in the following sections.

## 7.3.1.1 AC- and DC-Coupled Modes

The analog inputs may be AC- or DC-coupled. See AC- or DC-Coupled Mode Pin (VCMO) for information on how to select the desired mode. For applications information, see DC-Coupled Input Signals and AC-Coupled Input Signals.

#### 7.3.1.2 Input Full-Scale Range Adjust

The input full-scale range for the ADC12D1620 may be adjusted through non-ECM or ECM. In non-ECM, a control pin selects a higher or lower value; see *Full-Scale Input-Range Pin (FSR)*. In ECM, the full-scale input range of the I- and Q-channel inputs may be independently set with 15 bits precision through the I- and Q-channel Full-Scale Range Adjust Registers (Addr: 3h and Addr: Bh, respectively). See  $V_{IN\_FSR}$  in *Converter Electrical Characteristics: Analog Input/Output and Reference Characteristics* for electrical specification details. Note that the higher and lower full-scale input range settings in non-ECM correspond to the middle and minimum full-scale input range settings in ECM. An on-command calibration must be executed following a change of the input full-scale range. See  $\frac{1}{8}$  7-16 and  $\frac{1}{8}$  7-24 for information about the registers.

#### 7.3.1.3 Input Offset Adjust

The input offset adjust for the ADC12D1620 may be adjusted in ECM with 12 bits precision plus sign through the I- and Q-channel Offset Adjust Registers (Addr: 2h and Addr: Ah, respectively). See  $\frac{1}{2}$  7-15 and  $\frac{1}{2}$  7-23 for information about the registers.

#### 7.3.1.4 Low-Sampling Power-Saving Mode (LSPSM)

For applications with input clock speeds 200 to 800 MHz, the ADC12D1620 device can be switched to the LSPSM for a reduction in power consumption of approximately 20%. See *Low-Sampling Power-Saving Mode Pin (LSPSM)* for information on how to select the desired mode and details on operation in this mode.

## 7.3.1.5 DES Timing Adjust

The performance of the ADC12D1620 in DES mode depends on how well the two channels are interleaved (that is, that the clock samples either channel with precisely a 50% duty-cycle); each channel has the same offset (nominally code 2047/2048), and each channel has the same full-scale range. The ADC12D1620 device includes an automatic clock phase background adjustment in DES mode to automatically and continuously

adjust the clock phase of the I and Q channels. In addition to this, the residual fixed timing skew offset may be further manually adjusted, and further reduce timing spurs for specific applications. See DES Timing Adjust (Addr: 7h). As the DES timing adjust is programmed from 0d to 127d, the magnitude of the Fs/2-Fin timing interleaving spur decreases to a local minimum and then increases again. The default, nominal setting of 64d may or may not coincide with this local minimum. The user may manually skew the global timing to achieve the lowest possible timing interleaving spur.

#### 7.3.1.6 Sampling Clock Phase Adjust

The sampling clock (CLK) phase may be delayed internally to the ADC up to 825 ps in ECM. This feature helps the system designer remove small imbalances in clock distribution traces at the board level when multiple ADCs are used, or to simplify complex system functions such as beam steering for phase-array antennas.

Additional delay in the clock path also creates additional jitter when using the sampling clock phase adjust. Because the sampling clock phase adjust delays all clocks, including the DCLKs and output data, the user is strongly advised to use the minimal amount of adjustment and verify the net benefit of this feature in their system before relying on it.

## 7.3.2 Output Control and Adjust

There are several features and configurations for the ADC12D1620 output that make the device ideal for many different applications. This section covers DDR clock phase, LVDS output differential and common-mode voltage, output formatting, test pattern mode, and time stamp.

#### 7.3.2.1 SDR / DDR Clock

The ADC12D1620 output data can be delivered in double data rate (DDR) or single data rate (SDR). For DDR, the DCLK frequency is half the data rate, and data is sent to the outputs on both edges of DCLK; see \$\textit{Z}\$ 7-1. The DCLK-to-data phase relationship may be either 0° or 90°. For 0° mode, the data transitions on each edge of the DCLK. Any offset from this timing is tosk; (see \*Converter Electrical Characteristics: AC Electrical Characteristics for details). For 90° mode, the DCLK transitions in the middle of each data cell. Setup and hold times for this transition, total the data phase relationship may be selected through the DDRPh pin in non-ECM (see \*Dual Data-Rate Phase Pin (DDRPh)\*) or the DPS bit in the Configuration Register (Addr: 0h; Bit: 14) in ECM. Note that for DDR mode, the 1:2 demux mode is not available in LSPSM.




图 7-1. DDR DCLK-to-Data Phase Relationship

For SDR, the DCLK frequency is the same as the data rate, and data is sent to the outputs on a single edge of DCLK; see 7-2. The data may transition on either the rising or falling edge of DCLK. Any offset from this timing is t<sub>OSK</sub>; see *Converter Electrical Characteristics: AC Electrical Characteristics* for details. The DCLK rising or falling edge may be selected through the SDR bit in the Configuration Register (Addr: 0h; Bit: 2) in ECM only.




图 7-2. SDR DCLK-to-Data Phase Relationship

#### 7.3.2.2 LVDS Output Differential Voltage

The ADC12D1620 device is available with a selectable higher or lower LVDS output differential voltage. This parameter is V<sub>OD</sub>, found in Converter Electrical Characteristics: Digital Control and Output Pin Characteristics. The desired voltage may be selected through the OVS bit in the Configuration Register (Addr: 0h, Bit: 13). For many applications, such as when the LVDS outputs are very close to an FPGA on the same board, the lower setting is sufficient for good performance; this also reduces the possibility for EMI from the LVDS outputs to other signals on the board. See *Configuration Register 1* for more information.

## 7.3.2.3 LVDS Output Common-Mode Voltage

The ADC12D1620 is available with a selectable higher or lower LVDS output common-mode voltage. This parameter is V<sub>OS</sub>, found in Converter Electrical Characteristics: Digital Control and Output Pin Characteristics. See LVDS Output Common-Mode Pin (VBG) for information on how to select the desired voltage.

### 7.3.2.4 Output Formatting

The formatting at the digital data outputs may be either offset binary or two's complement. The default formatting is offset binary, but two's complement may be selected through the 2SC bit of the Configuration Register (Addr: 0h; Bit: 4); see Configuration Register 1 for more information.

#### 7.3.2.5 Test-Pattern Mode

The ADC12D1620 can provide a test pattern at the four output buses, independent of the input signal, that aids in system debug. In test-pattern mode, the ADC is disengaged, and a test pattern generator is connected to the outputs, including ORI and ORQ. The test pattern output is the same in DES mode or non-DES mode. Each port is given a unique 12-bit word, alternating between 1's and 0's. When the device is programmed into the demux mode, the order of the test pattern is described in 表 7-2. If the I or Q channel is powered down, the test pattern is not output for that channel.

	表 7-2. Test Pattern by Output Port in Non-LSPSM Demux Mode							
TIME	Qd	ld	Q	I	ORQ	ORI	COMMENTS	
ТО	000 <b>h</b>	004 <b>h</b>	008 <b>h</b>	010 <b>h</b>	0 <b>b</b>	0 <b>b</b>		
T1	FFFh	FFB <b>h</b>	FF7h	FEFh	1 <b>b</b>	1 <b>b</b>		
T2	000 <b>h</b>	004 <b>h</b>	008 <b>h</b>	010 <b>h</b>	0 <b>b</b>	0 <b>b</b>	Pattern Sequence <b>n</b>	
Т3	FFFh	FFB <b>h</b>	FF7h	FEFh	1 <b>b</b>	1 <b>b</b>		
T4	000 <b>h</b>	004 <b>h</b>	008 <b>h</b>	010 <b>h</b>	0 <b>b</b>	0 <b>b</b>		
T5	000 <b>h</b>	004 <b>h</b>	008 <b>h</b>	010 <b>h</b>	0 <b>b</b>	0 <b>b</b>		
T6	FFFh	FFB <b>h</b>	FF7 <b>h</b>	FEFh	1b	1 <b>b</b>		
T7	000 <b>h</b>	004 <b>h</b>	008 <b>h</b>	010 <b>h</b>	0 <b>b</b>	0 <b>b</b>	Pattern Sequence n+1	
Т8	FFFh	FFB <b>h</b>	FF7h	FEFh	1 <b>b</b>	1 <b>b</b>		
Т9	000 <b>h</b>	004 <b>h</b>	008 <b>h</b>	010 <b>h</b>	0 <b>b</b>	0 <b>b</b>		



# 表 7-2. Test Pattern by Output Port in Non-LSPSM Demux Mode (continued)

TIME	Qd	ld	Q	I	ORQ	ORI	COMMENTS
T10	000 <b>h</b>	004 <b>h</b>	008 <b>h</b>	010 <b>h</b>	0 <b>b</b>	0 <b>b</b>	
T11	FFFh	FFB <b>h</b>	FF7 <b>h</b>	FEFh	1b	1 <b>b</b>	Pattern Sequence
T12	000 <b>h</b>	004 <b>h</b>	008 <b>h</b>	010 <b>h</b>	0 <b>b</b>	0 <b>b</b>	n+2
T13		•••					

When the device is programmed into the non-demux mode, the test pattern's order is described in 表 7-3.

## 表 7-3. Test Pattern by Output Port in Non-LSPSM Non-Demux Mode

TIME	Q	I	ORQ	ORI	COMMENTS
T0	000 <b>h</b>	004 <b>h</b>	0 <b>b</b>	0 <b>b</b>	
T1	000 <b>h</b>	004 <b>h</b>	0 <b>b</b>	0 <b>b</b>	
T2	FFFh	FFB <b>h</b>	1 <b>b</b>	1 <b>b</b>	
Т3	FFFh	FFB <b>h</b>	1 <b>b</b>	1 <b>b</b>	
T4	000 <b>h</b>	004 <b>h</b>	0 <b>b</b>	0 <b>b</b>	Pattern Sequence
T5	FFFh	FFB <b>h</b>	1 <b>b</b>	1 <b>b</b>	n
T6	000 <b>h</b>	004 <b>h</b>	0 <b>b</b>	0 <b>b</b>	
T7	FFFh	FFB <b>h</b>	1 <b>b</b>	1 <b>b</b>	
Т8	FFFh	FFB <b>h</b>	1 <b>b</b>	1 <b>b</b>	
Т9	FFFh	FFB <b>h</b>	1 <b>b</b>	1 <b>b</b>	
T10	000 <b>h</b>	004 <b>h</b>	0 <b>b</b>	0 <b>b</b>	
T11	000 <b>h</b>	004 <b>h</b>	0 <b>b</b>	0 <b>b</b>	
T12	FFFh	FFB <b>h</b>	1 <b>b</b>	1 <b>b</b>	Pattern Sequence n+1
T13	FFFh	FFB <b>h</b>	1 <b>b</b>	1 <b>b</b>	
T14			•••		

## 表 7-4. Test Pattern by Output Port in LSPSM Demux Mode

TIME	Qd	Id	Q	l l	ORQ	ORI	COMMENTS
	1		·	•		-	O MINIETT O
T0	FF7h	FEFh	008 <b>h</b>	010 <b>h</b>	1 <b>b</b>	1 <b>b</b>	
T1	FF7h	FEFh	008 <b>h</b>	010 <b>h</b>	1 <b>b</b>	1 <b>b</b>	D "
T2	008 <b>h</b>	010 <b>h</b>	FF7 <b>h</b>	FEFh	1 <b>b</b>	1 <b>b</b>	Pattern sequence <b>n</b>
Т3	008 <b>h</b>	010 <b>h</b>	FF7 <b>h</b>	FEFh	1 <b>b</b>	1b	
T4	008 <b>h</b>	010 <b>h</b>	008 <b>h</b>	010 <b>h</b>	0 <b>b</b>	0 <b>b</b>	
T5	FF7h	FEFh	008 <b>h</b>	010 <b>h</b>	1 <b>b</b>	1 <b>b</b>	
T6	FF7h	FEFh	008 <b>h</b>	010 <b>h</b>	1 <b>b</b>	1 <b>b</b>	
T7	008 <b>h</b>	010 <b>h</b>	FF7 <b>h</b>	FEFh	1 <b>b</b>	1 <b>b</b>	Pattern sequence n+1
Т8	008 <b>h</b>	010 <b>h</b>	FF7 <b>h</b>	FEFh	1 <b>b</b>	1 <b>b</b>	
Т9	008 <b>h</b>	010 <b>h</b>	008 <b>h</b>	010 <b>h</b>	0 <b>b</b>	0 <b>b</b>	
T10	FF7h	FEFh	008 <b>h</b>	010 <b>h</b>	1 <b>b</b>	1 <b>b</b>	
T11	FF7h	FEFh	008 <b>h</b>	010 <b>h</b>	1 <b>b</b>	1 <b>b</b>	Pattern sequence
T12	008 <b>h</b>	010 <b>h</b>	FF7h	FEFh	1 <b>b</b>	1 <b>b</b>	n+2
T13							

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated

www.ti.com.cn

表 7-5. Test Pattern by Output Port in LSPSM Non-Demux Mode

TIME	Q	I	ORQ	ORI	COMMENTS
T0	008 <b>h</b>	010 <b>h</b>	0 <b>b</b>	0 <b>b</b>	
T1	FF7 <b>h</b>	FEFh	1 <b>b</b>	1 <b>b</b>	
T2	008 <b>h</b>	010 <b>h</b>	0 <b>b</b>	0 <b>b</b>	Pattern sequence <b>n</b>
Т3	FF7h	FEFh	1 <b>b</b>	1 <b>b</b>	
T4	008 <b>h</b>	010 <b>h</b>	0 <b>b</b>	0 <b>b</b>	
T5	008 <b>h</b>	010 <b>h</b>	0 <b>b</b>	0 <b>b</b>	
T6	FF7 <b>h</b>	FEFh	1 <b>b</b>	1 <b>b</b>	
T7	008 <b>h</b>	010 <b>h</b>	0 <b>b</b>	0 <b>b</b>	Pattern sequence n+1
Т8	FF7 <b>h</b>	FEFh	1 <b>b</b>	1 <b>b</b>	
Т9	008 <b>h</b>	010 <b>h</b>	0 <b>b</b>	0 <b>b</b>	
T10	008 <b>h</b>	010 <b>h</b>	0 <b>b</b>	0 <b>b</b>	
T11	FF7h	FEFh	1 <b>b</b>	1 <b>b</b>	
T12	008 <b>h</b>	010 <b>h</b>	0 <b>b</b>	0 <b>b</b>	Pattern sequence n+2
T13	FF7 <b>h</b>	FEFh	1 <b>b</b>	1 <b>b</b>	] <b>-</b>
T14					

## 7.3.2.6 Time Stamp

The time-stamp feature enables the user to capture the timing of an external trigger event, relative to the sampled signal. When enabled through the TSE bit of the Configuration Register (Addr: 0h; Bit: 3), the LSB of the digital outputs (DQd, DQ, DId, DI) captures the trigger information. In effect, the 12-bit converter becomes an 11-bit converter, and the LSB acts as a 1-bit converter with the same latency as the 11-bit converter. Apply the trigger to the DCLK RST input. It may be asynchronous to the ADC sampling clock.

#### 7.3.3 Calibration Feature

The ADC12D1620 calibration must be run to achieve specified performance. The calibration procedure is exactly the same regardless of how it was initiated or when it is run. Calibration trims the analog input differential termination resistors, the CLK input resistor, and sets internal bias currents that affect the linearity of the converter. This minimizes full-scale error, offset error, DNL and INL, which results in the maximum dynamic performance, as measured by the SNR, THD, SINAD (SNDR), and ENOB pins.

#### 7.3.3.1 Calibration Control Pins and Bits

表 7-6 is a summary of the pins and bits used for calibration. See *Pin Configuration and Functions* for complete pin information and 8 6-8 for the timing diagram.

表 7-6. Calibration Pins

PIN (Bit)	NAME	FUNCTION
D6 (Addr: 0 <b>h</b> ; Bit: 15)	CAL (Calibration)	Initiate calibration; see #7.5.1.1.4
(Addr: 4 <b>h</b> )	Calibration Adjust	Adjust calibration sequence
B5	CalRun (Calibration Running)	Indicates while calibration is running
C1/D2	Rtrim+, Rtrim - (Input termination trim resistor)	External resistor used to calibrate analog and CLK inputs
C3/D3	Rext+, Rext - (External Reference resistor)	External resistor used to calibrate internal linearity

#### 7.3.3.2 How to Execute a Calibration

Calibration may be initiated by holding the CAL pin low for at least  $t_{CAL\_L}$  clock cycles, then holding it high for at least  $t_{CAL\_H}$  clock cycles, as defined in *Timing Requirements: Calibration*. The minimum  $t_{CAL\_L}$  and  $t_{CAL\_H}$  input clock cycle sequences are required to ensure that random noise does not cause a calibration to begin when it is not desired. The time taken by the calibration procedure is specified as  $t_{CAL}$ . The CAL pin is active in both ECM and non-ECM. However, in ECM, the CAL pin is logically OR'd with the CAL bit, so both the pin and bit must be set low before executing another calibration with either pin or bit.

TI recommends holding the CAL pin high during normal usage of the ADC12D1620 device to reduce the chance that an SEU causes a calibration cycle.

#### 7.3.3.3 On-Command Calibration

In addition to executing a calibration after power-on and device stabilization, in order to obtain optimal parametric performance TI recommends execution of an on-command calibration whenever the settings or conditions to the device are significantly altered. Some examples include: changing the FSR through either ECM or Non-ECM, power-cycling either channel, and switching into or out of DES mode. For best performance, it is also recommended that an on-command calibration be run 20 seconds or more after application of power and whenever the operating temperature changes significantly relative to the specific system performance requirements. See 86-31 for the impact temperature change can have on the performance of the device without re-calibration.

Due to the nature of the calibration feature, TI recommends avoiding unnecessary activities on the device while the calibration is taking place. For example, do not read or write to the serial interface or use the DCLK reset feature while calibrating the ADC; doing so impairs the performance of the device until it is re-calibrated correctly. Also, TI recommends not to apply a strong narrow-band signal to the analog inputs during calibration because this may impair the accuracy of the calibration; broad spectrum noise is acceptable.

#### 7.3.3.4 Calibration Adjust

The sequence of the calibration event itself may be adjusted. This feature can be used if a shorter calibration time than the default is required; see  $t_{CAL}$  in *Converter Electrical Characteristics: AC Electrical Characteristics*. However, the performance of the device may be compromised when using this feature.

The calibration sequence may be adjusted through the CSS bit of the Calibration Adjust register (Addr: 4h; Bit: 14). The default setting of CSS = 1b executes both  $R_{IN}$  and  $R_{IN\_CLK}$  calibration (using Rtrim) and internal linearity calibration (using Rext). Executing a calibration with CSS = 0b executes only the internal linearity calibration. The first time that calibration is executed, it must be with CSS = 1b to trim  $R_{IN}$  and  $R_{IN\_CLK}$ . However, once the device is at its operating temperature, and  $R_{IN}$  has been trimmed at least one time, it does not drift significantly.

#### 7.3.3.4.1 Read/Write Calibration Settings

When the ADC performs a calibration, the calibration constants are stored in an array which is accessible through the Calibration Values register (Addr: 5h). To save the time it takes to execute a calibration,  $t_{CAL}$ , or to allow re-use of a previous calibration result, these values can be read from and written to the register at a later time. For example, if an application requires the same input impedance,  $R_{IN}$ , this feature can be used to load a previously determined set of values. For the calibration values to be valid, the ADC must be operating under the same conditions, including temperature, at which the calibration values were originally determined by the ADC.

To read calibration values from the SPI, do the following:

- 1. Set ADC to desired operating conditions.
- 2. Set the SSC bit (Addr: 4h; Bit: 7) to 1.
- 3. Read exactly 240 times the Calibration Values register (Addr: 5h). The register values are R0, R1, R2... R239 where R0 is a dummy value. The contents of R<239:1> should be stored.
- 4. Set the SSC bit (Addr: 4h; Bit: 7) to 0.
- 5. Continue with normal operation.

To write calibration values to the SPI, do the following:

- 1. Set ADC to operating conditions at which Calibration Values were previously read.
- 2. Set the SSC bit (Addr: 4h; Bit: 7) to 1.
- 3. Write exactly 239 times the Calibration Values register (Addr: 5h). The registers should be written with stored register values R1, R2... R239.
- 4. Make two additional dummy writes of 0000h.
- 5. Set the SSC bit (Addr: 4h; Bit: 7) to 0.
- 6. Continue with normal operation.

#### 7.3.3.5 Calibration and Power-Down

If PDI and PDQ are simultaneously asserted during a calibration cycle, the ADC12D1620 device immediately powers down. The calibration cycle continues when either or both channels are powered back up, but the calibration is compromised due to the incomplete settling of bias currents directly after power up. Therefore, a new calibration must be executed upon powering the ADC12D1620 back up. In general, the ADC12D1620 must be re-calibrated when either or both channels are powered back up, or after one channel is powered down. For best results, this must be done after the device has stabilized to its operating temperature.

### 7.3.3.6 Calibration and the Digital Outputs

During calibration, the digital outputs (including DI, DId, DQ, DQd and OR) are set logic-low, to reduce noise. The DCLK runs continuously during calibration. After the calibration is completed and the CalRun signal is logic-low, it takes an additional 60 sampling clock cycles before the output of the ADC12D1620 is valid converted data from the analog inputs. This is the time it takes for the pipeline to flush, as well as for other internal processes.

#### 7.3.4 Power Down

On the ADC12D1620, the I and Q channels may be powered down individually. This may be accomplished through the control pins, PDI and PDQ, or through ECM. In ECM, the PDI and PDQ pins are logically OR'd with the PDI and PDQ bits of the Control Register (Addr: 0h; Bits: 11:10). See *Power-Down I-Channel Pin (PDI)* and *Power-Down Q-Channel Pin (PDQ)* for more information.

#### 7.3.5 Low-Sampling Power-Saving Mode (LSPSM)

For applications with input clock speeds of 200 to 800 MHz (sample rates of 200 to 800 MSPS in non-DES mode), the ADC may be put in LSPSM using the LSPSM (V4) pin (see # 7.5.1.1.5). LSPSM powers down certain areas of the device, reduces the power consumption by approximately 20%, and may improve the spectral purity of the output. In 1:2 demux mode, the output is in SDR, and the DLCK frequency will be Fs/2 . In non-demux mode, the output is switchable between DDR and SDR; see & 7-8 for the DCLK frequencies for each mode and output combination.

#### 7.4 Device Functional Modes

### 7.4.1 DES/Non-DES Mode

The ADC12D1620 device can operate in dual-edge sampling (DES) or non-DES mode. In non-DES mode, inputs are sampled at the sampling clock frequency. Depending on whether channels are powered down, one or two inputs may be sampled. The DES mode enables a single analog input to be sampled by both I and Q channels. One channel samples the input on the rising edge of the sampling clock and the other samples the input signal on the falling edge of the sampling clock. A single input is thus sampled twice per clock cycle, resulting in an overall sample rate of twice the sampling clock frequency. Because DES mode uses both I and Q channels to process the input signal, both channels must be powered up for the DES mode to function properly.

See *Dual-Edge Sampling Pin (DES)* for information on how to select the DES mode. In non-ECM only the I input may be used for the DES mode input. In ECM, either the I or Q input may be selected by first using the DES bit (Addr: 0h; Bit: 7) to select the DES mode. Setting the DEQ bit (Addr: 0h; Bit: 6) selects the Q input, while leaving the default value of DEQ=0 selects the I input.

Two other DES modes are available. These provide improved input bandwidth compared to DESI and DESQ modes, but require driving the I and Q inputs with identical in-phase signals.

The DESIQ mode is selected by setting the DIQ bit (Addr: 0h; Bit: 5). In this mode the I and Q input signals are connected to the I and Q converter channels and also connected to each other internally to enable better I to Q signal matching compared with the DESCLKIQ mode discussed next.

DESCLKIQ mode is similar to the DESIQ mode, except that the I and Q channels remain electrically separate internal to the ADC12D1620. For this reason, the I to Q signal matching is slightly worse, and spurious performance is degraded compared to DESIQ mode. DESCLKIQ input bandwidth is slightly better than the DESIQ bandwidth. The DCK bit (Addr: Eh; Bit: 6) is used to select the 180° sampling-clock mode.

表 7-7 summarizes the relative bandwidth and SFDR performance of the DES sampling modes:

7¢ = = 0p						
DES MODE	INPUTS DRIVEN	INPUT BANDWIDTH	SFDR PERFORMANCE			
DESI, DESQ	I or Q	Lowest	Highest			
DESIQ	I and Q	Mid	Mid			
DESCLKIQ	I and Q	Highest	Lowest			

表 7-7. DES Mode Comparison

In the DES mode, the output data must be carefully interleaved in order to reconstruct the sampled signal. If the device is programmed into the 1:4 demux DES mode, the data is effectively demultiplexed by 1:4. If the sampling clock is 1600 MHz, the effective sampling rate is doubled to 3.2 GSPS, and each of the 4 output buses has an output rate of 800 MSPS. All data is available in parallel. To properly reconstruct the sampled waveform, the four words of parallel data that are output with each DCLK must be correctly interleaved. The sampling order is as follows, from the earliest to the latest: DQd, DId, DQ, DI (see 6-3). If the device is programmed into the nondemux DES mode, two words of parallel data are output with each edge of the DCLK in the following sampling order, from the earliest to the latest: DQ, DI (see 6-4).

#### 7.4.2 Demux/Non-Demux Mode

The ADC12D1620 device may be in one of two demultiplex modes: demux mode or non-demux mode (also sometimes referred to as 1:1 demux mode). In non-demux mode, the data from the input is simply output at the sampling rate on one 12-bit bus. In demux mode, the data from the input is output at half the sampling rate, on twice the number of buses. Demux/non-demux mode may only be selected by the NDM pin. In non-DES mode, the output data from each channel may be demultiplexed by a factor of 1:2 (1:2 demux Non-DES mode) or not demultiplexed (non-demux non-DES mode). In DES mode, the output data from both channels interleaved may be demultiplexed (1:4 demux DES mode) or not demultiplexed (non-demux DES mode).

See 表 7-8 for a selection of available modes.

表 7-8. Supported Demux, Data Rate Modes

	OUTPUT	MODE	DCLK	RCOUT
NON-LSPSM, NON-DES MODE				
1:2 demux	DDR	0° mode / 90° mode	F <sub>CLK</sub> /4	F <sub>CLK</sub> /4
1.2 demux	SDR	Rising / Falling mode	F <sub>CLK</sub> /2	
1:1 demux	DDR	0° mode only	F <sub>CLK</sub> /2	
i.i demux	SDR	Not available	N/A	N/A
SPSM, NON-DES MODE	•			•
1:2 demux	DDR	Not available	N/A	N/A
1.2 demax	SDR	Rising / Falling mode	F <sub>CLK</sub> /2	F <sub>CLK</sub> /2
1:1 domuy	DDR	0° mode only	F <sub>CLK</sub> /2	
1:1 demux	SDR	Rising mode only	F <sub>CLK</sub>	
NON-LSPSM, DES MODE				•
1:4 demux	DDR	0° mode / 90° mode	F <sub>CLK</sub> /4	F <sub>CLK</sub> /4
1.4 demax	SDR	Rising / Falling mode	F <sub>CLK</sub> /2	
1:1 demux	DDR	0° mode only	F <sub>CLK</sub> /2	
i.i demux	SDR	Not Available	N/A	N/A
SPSM, DES MODE				
1:4 demux	DDR	Not Available	N/A	N/A
1.4 demax	SDR	Rising mode only	F <sub>CLK</sub> /2	F <sub>CLK</sub> /2
1:1 demux	DDR	0° mode / 90° mode	F <sub>CLK</sub> /2	
i.i demux	SDR	Rising mode only	F <sub>CLK</sub>	

## 7.5 Programming

## 7.5.1 Control Modes

The ADC12D1620 may be operated in one of two control modes: non-extended-control mode (non-ECM) or extended-control mode (ECM). In the simpler non-ECM (also sometimes referred to as pin-control mode), the user affects available configuration and control of the device through the control pins. The ECM provides additional configuration and control options through a serial interface and a set of 16 registers, most of which are available to the user.

### 7.5.1.1 Non-ECM

In non-ECM, the serial interface is not active, and all available functions are controlled through various pin settings. Non-ECM is selected by setting the  $\overline{ECE}$  pin to logic-high. Note that for the control pins, *logic-high* and *logic-low* refer to  $V_A$  and GND, respectively. Nine dedicated control pins provide a wide range of control for the ADC12D1620 and facilitate its operation. These control pins provide DES mode selection, demux-mode selection, DDR-phase selection, execute calibration, power down I channel, power down Q channel, test-pattern-mode selection, and full-scale input-range selection. In addition to this, two dual-purpose control pins provide for AC- or DC-coupled mode selection and LVDS output common-mode voltage selection. See  $\frac{1}{8}$  7-9 for a summary.



#### 表 7-9. Non-ECM Pin Summary

PIN NAME		LOGIC LOW	LOGIC HIGH	FLOATING
DEDICATED CON	TROL PINS			
DES	3	Non-DES mode	DES mode	Not valid
NDM	1	Demux mode	Non-demux mode	Not valid
DDDDh	DDR	0° mode	90° mode	Notvolid
DDRPh	SDR	Rising edge	Falling edge	- Not valid
CAL		See Calibra	See Calibration Pin (CAL)	
LPSS	М	Non-LSPSM	LSPSM	Not valid
PDI		I-channel active	Power down I-channel	Power down I-channel
PDC	Q	Q-channel active	Power down Q-channel	Power down Q-channel
TPM	1	Non-test pattern mode	Test pattern mode	Not valid
FSR	R	Lower FS input range	Higher FS input range	Not valid
DUAL-PURPOSE	CONTROL PIN	S		1
V <sub>CMO</sub>		AC-coupled operation	Not allowed	DC-coupled operation
V <sub>BG</sub>		Not allowed	Higher LVDS common-mode voltage	Lower LVDS common-mode voltage

#### 7.5.1.1.1 Dual-Edge Sampling Pin (DES)

The dual-edge sampling (DES) pin selects whether the ADC12D1620 is in DES mode (logic-high) or non-DES mode (logic-low). DES mode means that a single analog input is sampled by both I and Q channels in a time-interleaved manner. One of the ADCs samples the input signal on the rising sampling clock edge (duty cycle corrected); the other ADC samples the input signal on the falling sampling clock edge (duty cycle corrected). In non-ECM, only the I input may be used for DES mode, also known as DESI mode. In ECM, the Q input may be selected through the DEQ bit of the Configuration Register (Addr: 0h; Bit: 6), also known as DESQ mode. In ECM, both the I and Q inputs may be selected, also known as DESIQ or DESCLKIQ mode.

To use this feature in ECM, use the DES bit in the Configuration Register (Addr: 0h; Bit: 7). See *DES/Non-DES Mode* for more information.

### 7.5.1.1.2 Non-Demultiplexed Mode Pin (NDM)

The non-demultiplexed mode (NDM) pin selects whether the ADC12D1620 is in demux mode (logic-low) or non-demux mode (logic-high). In non-demux mode, the data from the input is produced at the sampled rate at a single 12-bit output bus. In demux mode, the data from the input is produced at half the sampled rate and at twice the number of output buses. For non-DES mode, each I or Q channel produces its data on one or two buses for non-demux or demux mode, respectively. For DES mode, the selected channel produces its data on two or four buses for non-demux or demux mode, respectively.

This feature is pin-controlled only and remains active during both non-ECM and ECM. See *Demux/Non-Demux Mode* for more information.

### 7.5.1.1.3 Dual Data-Rate Phase Pin (DDRPh)

The dual data-rate phase (DDRPh) pin selects whether the ADC12D1620 is in 0° mode (logic-low) or 90° mode (logic-high) for DDR mode. For DDR mode, the data may transition either with the DCLK transition (0° mode) or halfway between DCLK transitions (90° mode). If the device is in SDR mode, the DDRPh pin selects whether the data transitions on the rising edge of DCLK (logic-low) or the falling edge of DCLK (logic-high). The DDRPh pin selects the mode for both the I channel: DI- and DId-to-DCLKI phase relationship and for the Q channel: DQ- and DQd-to-DCLKQ phase relationship.

To use this feature in ECM, use the DPS bit in the Configuration Register (Addr: 0h; Bit: 14). See SDR / DDR Clock for more information.

#### 7.5.1.1.4 Calibration Pin (CAL)

The calibration (CAL) pin may be used to execute an on-command calibration. The effect of calibration is to maximize the dynamic performance. To initiate an on-command calibration through the CAL pin, bring the CAL pin high for a minimum of  $t_{CAL\_H}$  input clock cycles after it has been low for a minimum of  $t_{CAL\_L}$  input clock cycles (see *Converter Electrical Characteristics: AC Electrical Characteristics* clock cycle specification). TI recommends holding the CAL pin high during normal usage of the ADC12D1620 device to reduce the chance that an SEU causes a calibration cycle. In ECM, this pin remains active and is logically OR'd with the CAL bit.

To use this feature in ECM, use the CAL bit in the Configuration Register (Addr: 0h; Bit: 15). See *Calibration Feature* for more information.

#### 7.5.1.1.5 Low-Sampling Power-Saving Mode Pin (LSPSM)

The LSPSM pin selects whether the device is in non-LSPSM (logic-low) or LSPSM (logic-high). In LSPSM, the input clock is limited to 800 MHz, and the sample rate in non-DES mode is limited to 800 MSPS.

The LSPSM pin remains active in ECM. See Low-Sampling Power-Saving Mode (LSPSM) for more details.

### 7.5.1.1.6 Power-Down I-Channel Pin (PDI)

The power-down I-channel (PDI) pin selects whether the I channel is powered down (logic-high) or active (logic-low). The digital data output pins, DI and DId, (both positive and negative) are put into a high impedance state when the I channel is powered down. Upon return to the active state, the pipeline contains meaningless information and must be flushed. The supply currents (typicals and limits) are available for the I channel powered down or active and may be found in *Converter Electrical Characteristics: Power Supply Characteristics*. Recalibrate the device following a power-cycle of PDI (or PDQ).

The PDI pin remains active in ECM, and either the PDI pin or the PDI bit of the Configuration Register (Addr: 0h; Bit: 11) may be used to power-down the I channel. See *Power Down* for more information.

### 7.5.1.1.7 Power-Down Q-Channel Pin (PDQ)

The power-down Q-channel (PDQ) pin selects whether the Q channel is powered down (logic-high) or active (logic-low). This pin functions similarly to the PDI pin, except that it applies to the Q channel; review the information in *Power-Down I-Channel Pin (PDI)* and apply to the PDQ pin as well. The PDI and PDQ pins function independently of each other to control whether each I or Q channel is powered down or active.

The PDQ pin remains active in ECM, and either the PDQ pin or the PDQ bit of the Configuration Register (Addr: 0h; Bit: 10) may be used to power-down the Q channel. See *Power Down* for more information.

### 7.5.1.1.8 Test-Pattern Mode Pin (TPM)

The test-pattern-mode (TPM) pin selects whether the output of the ADC12D1620 is a test pattern (logic-high) or the converted analog input (logic-low). The ADC12D1620 can provide a test pattern at the four output buses, independentl of the input signal, to aid in system debug. In TPM, the ADC is disengaged, and a test pattern generator is connected to the outputs, including ORI and ORQ. See *Test-Pattern Mode* for more information.

### 7.5.1.1.9 Full-Scale Input-Range Pin (FSR)

The full-scale input-range (FSR) pin selects whether the full-scale input range for both the I channel and Q channel is higher (logic-high) or lower (logic-low). The input full-scale range is specified as V<sub>IN\_FSR</sub> in *Converter Electrical Characteristics: Digital Control and Output Pin Characteristics.* In non-ECM, the full-scale input range for each I and Q channel may not be set independently, but it is possible to do so in ECM. The device must be calibrated following a change in FSR to obtain optimal performance.

To use this feature in ECM, use the I- and Q-channel Full Scale Range Adjust registers (Addr: 3h and Bh, respectively). See *Input Control and Adjust* for more information.

## 7.5.1.1.10 AC- or DC-Coupled Mode Pin (V<sub>CMO</sub>)

The  $V_{CMO}$  pin serves a dual purpose. When functioning as an output, it provides the optimal common-mode voltage for the DC-coupled analog inputs. When functioning as an input, it selects whether the device is AC-coupled (logic-low) or DC-coupled (floating). The  $V_{CMO}$  pin is always active, in both ECM and non-ECM.

#### 7.5.1.1.11 LVDS Output Common-Mode Pin (V<sub>BG</sub>)

The  $V_{BG}$  pin serves a dual purpose. When functioning as an output, it provides a buffered copy of the bandgap reference voltage. When functioning as an input, it selects whether the LVDS output common-mode voltage is higher (logic-high) or lower (floating). The LVDS output common-mode voltage is specified as  $V_{OS}$  and may be found in *Converter Electrical Characteristics: Digital Control and Output Pin Characteristics.* The  $V_{BG}$  pin is always active, in both ECM and non-ECM.

#### 7.5.1.2 Extended Control Mode

In extended control mode (ECM), most functions are controlled through the serial interface. In addition to this, several of the control pins remain active. See  $\frac{1}{8}$  7-1 for details. ECM is selected by setting the  $\overline{\text{ECE}}$  pin to logic-low. Each time the ADC is powered up the configuration register values are in an unknown state. Therefore all registers must be user configured to the default and/or desired values before device use. If the ECE pin is set to logic-high (non-ECM), then the registers are reset to their default values. Therefore, a simple way to reset the registers is by toggling the ECE pin. Four pins on the ADC12D1620 device control the serial interface:  $\overline{\text{SCS}}$ , SCLK, SDI, and SDO. This section covers the serial interface. (See also *Register Definitions*.)

#### 7.5.1.2.1 Serial Interface

The ADC12D1620 offers a serial interface that allows access to the sixteen control registers within the device. The serial interface is a generic 4-wire (optionally 3-wire) synchronous interface that is compatible with SPI type interfaces that are used on many micro-controllers and DSP controllers. Each serial interface access cycle is exactly 24 bits long. A register-read or register-write can be accomplished in one cycle. The signals are defined in such a way that the user can opt to simply join SDI and SDO signals in their system to accomplish a single, bidirectional SDI/O signal. A summary of the pins for this interface may be found in 表 7-10. See 图 6-9 for the timing diagram and *Timing Requirements: Serial Port Interface* for timing specification details. Control register contents are retained when the device is put into power-down mode. If this feature is unused, the SCLK, SDI, and, SCS pins may be left floating because they each have an internal pullup.

PIN	NAME
C4	SCS (serial chip select bar)
C5	SCLK (serial clock)
B4	SDI (serial data in)
A3	SDO (serial data out)

表 7-10. Serial Interface Pins

 $\overline{SCS}$ : Each assertion (logic-low) of this signal starts a new register access, that is, the SDI command field must be ready on the following SCLK rising edge. The user is required to de-assert this signal after the 24th clock. If the  $\overline{SCS}$  is de-asserted before the 24th clock, no data read/write occurs. For a read operation, if the  $\overline{SCS}$  is asserted longer than 24 clocks, the SDO output holds the D0 bit until  $\overline{SCS}$  is de-asserted. For a write operation, if the  $\overline{SCS}$  is asserted longer than 24 clocks, data write occurs normally through the SDI input upon the 24th clock. Setup and hold times,  $t_{SCS}$  and  $t_{HCS}$ , with respect to the SCLK must be observed.  $\overline{SCS}$  must be toggled in between register access cycles.

**SCLK**: This signal is used to register the input data (SDI) on the rising edge and to source the output data (SDO) on the falling edge. The user may disable the clock and hold it at logic-low. There is no minimum frequency requirement for SCLK; see f<sub>SCLK</sub> in *Timing Requirements: Serial Port Interface* for more details.

**SDI:** Each register access requires a specific 24-bit pattern at this input, consisting of a command field and a data field. If the SDI and SDO wires are shared (3-wire mode), during read operations it is necessary to tri-state the primary must be tristate while the data field is output by the ADC on SDO. The primary must be tri-state before the falling edge of the 8<sup>th</sup> clock. If SDI and SDO are not shared (4-wire mode), then this is not necessary. Setup and hold times, t<sub>SH</sub> and t<sub>SSU</sub>, with respect to the SCLK must be observed.

**SDO:** This output is normally tri-state and is driven only when  $\overline{SCS}$  is asserted, the first 8 bits of command data have been received and it is a READ operation. The data is shifted out, MSB first, starting with the falling edge of the 8th clock. At the end of the access, when  $\overline{SCS}$  is de-asserted, this output is tri-state once again. If an invalid

address is accessed, the data sourced will consist of all zeroes. If it is a read operation, there is a bus turnaround time, t<sub>BSU</sub>, from when the last bit of the command field was read in until the first bit of the data field is written out.

表 7-11 shows the serial interface bit definitions.

表 7-11. Command and Data Field Definitions

BIT NO.	NAME	COMMENTS
1	Read/Write (R/W)	1 <b>b</b> indicates a read operation. 0 <b>b</b> indicates a write operation.
2-3	Reserved	Bits must be set to 10b.
4-7	A<3:0>	16 registers may be addressed. The order is MSB first.
8	X	This is a "don't care" bit.
9-24	D<15:0>	Data written to or read from addressed register.

The serial data protocol is shown for a read and write operation in \( \begin{aligned} \text{7-3} & 7-4 \), respectively.




图 7-3. Serial Data Protocol - Read Operation




图 7-4. Serial Data Protocol - Write Operation



## 7.6 Register Maps

## 7.6.1 Register Definitions

Eleven read/write registers provide several control and configuration options in the extended control mode. When the device is in non-extended control mode (non-ECM), the registers have the settings shown in the "**DV**" rows and cannot be changed. See 表 7-12 for a summary.

表 7-12. Register Addresses

А3	A2	A1	A0	HEX	REGISTER ADDRESSED
0	0	0	0	0 <b>h</b>	Configuration Register 1
0	0	0	1	1h	Reserved
0	0	1	0	2h	I-channel Offset Adjust
0	0	1	1	3 <b>h</b>	I-channel Full-Scale Range Adjust
0	1	0	0	4h	Calibration Adjust
0	1	0	1	5 <b>h</b>	Calibration Values
0	1	1	0	6 <b>h</b>	Reserved
0	1	1	1	7h	DES Timing Adjust
1	0	0	0	8 <b>h</b>	Reserved
1	0	0	1	9 <b>h</b>	Reserved
1	0	1	0	Ah	Q-channel Offset Adjust
1	0	1	1	Bh	Q-channel Full-Scale Range Adjust
1	1	0	0	Ch	Aperture Delay Coarse Adjust
1	1	0	1	D <b>h</b>	Aperture Delay Fine Adjust
1	1	1	0	Eh	AutoSync
1	1	1	1	Fh	Reserved

www.ti.com.cn

# 表 7-13. Configuration Register 1

Addr: 0h	Addr: 0h (0000b)								Default Values: 2000h								
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	CAL	DPS	ovs	TPM	PDI	PDQ	Res	LFS	DES	DEQ	DIQ	2SC	TSE	SDR	Rese	erved	
DV (1)	0	0	1	0	0	0	0	0/1	0	0	0	0	0	0	0	0	

Bit 15	CAL: Calibratian anabla 1	When this hit is set to 1h on an	command calibration is initiated. This bit is not reset automatically								
טונ וט	upon completion of the ca calibration. This bit is logic	libration. Therefore, the user mu cally OR'd with the CAL Pin; both is holding the CAL pin high durin	st reset this bit to 0 <b>b</b> and then set it to 1 <b>b</b> again to execute  a bit and pin must be set to 0 <b>b</b> before either is used to execute a  g normal usage of the ADC12D1620 device to reduce the chance								
Bit 14	·	DR, set this bit to 0 <b>b</b> to transition	ect the 0° mode DDR data-to-DCLK phase relationship and to 1 <b>b</b> to the data on the rising edge of DCLK; set this bit to 1 <b>b</b> to transition								
Bit 13		d 1 <b>b</b> selects the higher level. See	oltage level for the LVDS outputs including Data, OR, and DCLK. 0b e V <sub>OD</sub> in <i>Converter Electrical Characteristics: Digital Control and</i>								
Bit 12	OR outputs. When set to		vice continually outputs a fixed digital pattern at the digital data and s the converted signal, which was present at the analog inputs. See								
Bit 11		•	I channel is fully operational; when it is set to 1 <b>b</b> , the I channel is ugh this bit or the PDI pin, which is active, even in ECM.								
Bit 10		The state of the s	ne Q channel is fully operational; when it is set to 1b, the Q channel hrough this bit or the PDQ pin, which is active, even in ECM.								
Bit 9	Reserved. Must be set as	shown.									
Bit 8		t. If the sampling clock (CLK) is the device is automatically in LFS	at or below 300 MHz in non-LSPSM, set this bit to 1 <b>b</b> for improved S, and this bit is inactive.								
Bit 7		mode select. When this bit is set the DES mode. See DES/Non-	et to 0b, the device operates in the non-DES mode; when it is set to Des Mode for more information.								
Bit 6			nen the device is in DES mode, this bit selects the input that the input and 1 <b>b</b> selects the Q input.								
Bit 5	internally to the device. In information. If the bit is lef	this mode, both the I and Q input at its default 0b, the I and Q input	en in DES mode, setting this bit to 1 <b>b</b> shorts the I and Q inputs uts must be externally driven; see <i>DES/Non-Des Mode</i> for more outs remain electrically separate.  ESCLKIQ mode, see the 表 7-27 register (Addr E <b>h</b> ).								
	MODE	ADDR 0h, BIT<7:5>	ADDR Eh, BIT<6>								
	Non-DES mode	000 <b>b</b>	0 <b>b</b>								
	DESI mode	100 <b>b</b>	0 <b>b</b>								
	DESQ mode	110 <b>b</b>	0 <b>b</b>								
	DESIQ mode	101 <b>b</b>	0 <b>b</b>								
	DESCLKIQ mode	000 <b>b</b>	1b								
Bit 4	2SC: Two's complement of is output in two's complement		<b>(b)</b> , the data is output in offset binary format; when set to 1 <b>b</b> , the data								
Bit 3	TSE: Time stamp enable. For the default setting of 0b, the time stamp feature is not enabled; when set to 1b, the feature is enabled. See <i>Output Control and Adjust</i> for more information about this feature.										
Bit 2	single data rate. See Outp	out Control and Adjust for more in	ta is clocked in dual data rate; when set to 1 <b>b</b> , the data is clocked in a formation about this feature. Note that for DDR mode, the 1:2 the mux, Data Rate Modes for a selection of available modes.								
Bits 1:0	Reserved. Must be set as	shown.									



## 表 7-14. Reserved

Addr: 1h	Addr: 1 <b>h</b> (0001 <b>b</b> )									Default Values: 2907h							
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name		Reserved															
DV (1)	0	0	1	0	1	0	0	1	0	0	0	0	0	1	1	1	

(1) DV means Default Value. Refer to Extended Control Mode for more information on setting ECM default values.

Bits 15:0 Reserved. Must be set as shown.

## 表 7-15. I-Channel Offset Adjust

Addr: 2h	Addr: 2h (0010b)									Default Values: 0000h							
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	F	Reserve	t	os		•			OM(11:0)								
DV <sup>(1)</sup>	0	0	0	0	0	0 0 0 0 0 0 0 0 0 0 0								0			

(1) DV means Default Value. Refer to Extended Control Mode for more information on setting ECM default values.

Bits 15:13	Reserved. Must be set to 0b.										
Bit 12	OS: Offset sign. The default setting of 0 <b>b</b> incurs a positive offset of a magnitude set by Bits 11:0 to the ADC output. Setting this bit to 1 <b>b</b> incurs a negative offset of the set magnitude.										
Bits 11:0	, ,	nine the magnitude of the offset set at the ADC output (straight binary coding). 15 mV for OM(11:0) = 4095 <b>d</b> in steps of ~11 $\mu$ V. Monotonicity is specified by									
	CODE	OFFSET [mV]									
	0000 0000 0000 (default)	0									
	1000 0000 0000 22.5										
	1111 1111 1111 45										

## 表 7-16. I-Channel Full Scale Range Adjust

Addr: 3h	Addr: 3 <b>h</b> (0011 <b>b</b> )													Defau	It Values	: 4000 <b>h</b>
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	Res		FM(14:0)													
DV (1)	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit 15	Reserved. Must be set to 0b.											
Bits 14:0	FM(14:0): FSR magnitude. These bits increase the ADC full-scale range magnitude (straight binary coding.) The range is from 600 mV (0d) to 1000 mV (32767d) with the default setting at 800 mV (16384d). Monotonicity is specified by design only for the 9 MSBs. The mid-range (low) setting in ECM corresponds to the nominal (low) setting in non-ECM. A greater range of FSR values is available in ECM, that is, FSR values above 800 mV. See V <sub>IN_FSR</sub> in <i>Converter Electrical Characteristics: Analog Input/Output and Reference Characteristics</i> for characterization details.											
	CODE	FSR [mV]										
	000 0000 0000 0000	600										
	100 0000 0000 0000 (default)											
	111 1111 1111 1111	1000										

表 7-17. Calibration Adjust

Addr: 4h	Addr: 4 <b>h</b> (0100 <b>b</b> )									Default Values: DB4BI								
<b>Bit</b> 15 14 13 12 11 10 9 8										6	5	4	3	2	1	0		
Name	Res	CSS			Rese	erved			SSC	Reserved								
DV (1)	1	1	0	1	1	0	1	1	0	1	0	0	1	0	1	1		

(1) DV means Default Value. Refer to Extended Control Mode for more information on setting ECM default values.

Bit 15	Reserved. Must be set as shown.
Bit 14	CSS: Calibration sequence select. The default $1\mathbf{b}$ selects the following calibration sequence: reset all previously calibrated elements to nominal values, do $R_{IN}$ calibration, do internal linearity calibration. Setting CSS = $0\mathbf{b}$ selects the following calibration sequence: do not reset $R_{IN}$ to its nominal value, skip $R_{IN}$ calibration, do internal linearity calibration. The calibration must be completed at least one time with CSS = $1\mathbf{b}$ to calibrate $R_{IN}$ . Subsequent calibrations may be run with CSS = $0\mathbf{b}$ (skip $R_{IN}$ calibration) or $1\mathbf{b}$ (full $R_{IN}$ and internal linearity calibration).
Bits 13:8	Reserved. Must be set as shown.
Bit 7	SSC: SPI scan control. Setting this control bit to 1b allows the calibration values, stored in Addr: 5h, to be read/written. When not reading/writing the calibration values, this control bit should left at its default 0b setting. See <i>Calibration Feature</i> for more information.
Bits 6:0	Reserved. Must be set as shown.

#### 表 7-18. Calibration Values

Addr: 5h	Addr: 5h (0101b)									Default Values: XXXX							
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	SS(15:0)																
DV (1)	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	

(1) DV means Default Value. Refer to Extended Control Mode for more information on setting ECM default values.

Bits 15:0 SS(15:0): SPI scan. When the ADC performs a self-calibration, the values for the calibration are stored in this register and may be read from/written to it. Set the SSC of the Calibration Adjust register (Addr: 4h, Bit: 7) to read/write. See *Calibration Feature* for more information.

#### 表 7-19. Reserved

Addr: 6h	(0110 <b>b</b>	)												Default	t Values:	1C2E <b>h</b>
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		Reserved														
DV (1)	0	0	0	1	1	1	0	0	0	0	1	0	1	1	1	0

(1) DV means Default Value. Refer to Extended Control Mode for more information on setting ECM default values.

Bits 15:0 Reserved. Must be set as shown.

### 表 7-20. DES Timing Adjust

Addr: 7h	(0111 <b>b</b> )	)												Defau	lt Values	: 8142 <b>h</b>
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		DTA(6:0)							Reserved							
DV (1)	1	0	0	0	0	0	0	1	0	1	0	0	0	0	1	0

(1) DV means Default Value. Refer to Extended Control Mode for more information on setting ECM default values.

Bits 15:9	DTA(6:0): DES mode timing adjust. In the DES mode, the time at which the falling edge sampling clock samples relative to the rising edge of the sampling clock may be adjusted; the automatic duty cycle correction continues to function. See <i>Input Control and Adjust</i> for more information. The nominal step size is 30 fs.
Bits 8:0	Reserved. Must be set as shown.

### 表 7-21. Reserved

Addr: 8h														Defaul	t Values:	: 0F0F <b>h</b>
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0



# 表 7-21. Reserved (continued)

Name								Rese	erved							
DV (1)	0	0	0	0	1	1	1	1	0	0	0	0	1	1	1	1

(1) DV means Default Value. Refer to Extended Control Mode for more information on setting ECM default values.

Bits 15:0 Reserved. Must be set as shown.

### 表 7-22. Reserved

Addr: 9h	(1001 <b>b</b>	)												Defau	It Values	: 0000 <b>h</b>
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		Reserved														
DV (1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

(1) DV means Default Value. Refer to Extended Control Mode for more information on setting ECM default values.

Bits 15:0 Reserved. Must be set as shown.

### 表 7-23. Q-Channel Offset Adjust

Addr: Ah	1 (1010b	)												Defau	lt Values	: 0000 <b>h</b>
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	F	Reserve	t	os		•			•	OM(	11:0)		•			
DV (1)	0	0	0	0	0	0 0 0 0 0 0 0 0 0 0 0 0						0				

Bits 15:13	Reserved. Must be set to 0b.								
Bit 12	OS: Offset sign. The default setting of 0 bit to 1b incurs a negative offset of the	<b>(b)</b> incurs a positive offset of a magnitude set by Bits 11:0 to the ADC output. Setting this set magnitude.							
Bits 11:0	, ,	determine the magnitude of the offset set at the ADC output (straight binary coding). 0d to 45 mV for OM(11:0) = $4095d$ in steps of ~11 $\mu$ V. Monotonicity is specified by							
	CODE OFFSET [mV]								
	0000 0000 0000 (default) 0								
	1000 0000 0000 22.5								
	1111 1111 1111	45							

www.ti.com.cn

表 7-24. Q-Channel Full-Scale Range Adjust

Addr: Bh	า (1011 <b>b</b>	)												Defau	lt Values	: 4000 <b>h</b>
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	Res		FM(14:0)													
DV (1)	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0

(1) DV means Default Value. Refer to Extended Control Mode for more information on setting ECM default values.

Bit 15	Reserved. Must be set to 0b.									
Bits 14:0	FM(14:0): FSR magnitude. These bits increase the ADC full-scale range magnitude (straight binary coding.) The range is fror 600 mV (0d) to 1000 mV (32767d) with the default setting at 800 mV (16384d). Monotonicity is specified by design only for th 9 MSBs. The mid-range (low) setting in ECM corresponds to the nominal (low) setting in Non-ECM. A greater range of FSR values is available in ECM, that is, FSR values above 800 mV. See V <sub>IN_FSR</sub> in <i>Converter Electrical Characteristics: Analog Input/Output and Reference Characteristics</i> for characterization details.									
	CODE FSR [mV]									
	000 0000 0000 0000	600								
	100 0000 0000 0000 (default)	800								
	111 1111 1111 1111 1111 1100									

表 7-25. Aperture Delay Coarse Adjust

Addr: Cl	h (1100 <b>b</b>	)												Defau	lt Values	: 0004 <b>h</b>
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		CAM(11:0)											STA	DCC	R	es
DV (1)	0 0 0 0 0 0 0						0	0	0	0	0	0	1	0	0	

Bits 15:4	CAM(11:0): Coarse adjust magnitude. This 12-bit value determines the amount of delay that is applied to the input CLK signal. The range is 0-ps delay for CAM(11:0) = 0d to a maximum delay of 825 ps for CAM(11:0) = 2431d (±95 ps due to PVT variation) in steps of ~340 fs. For code CAM(11:0) = 2432d and above, the delay saturates and the maximum delay applies. Additional, finer delay steps are available in register Dh. The STA (Bit 3) must be selected to enable this function.
Bit 3	STA: Select t <sub>AD</sub> Adjust. Set this bit to 1 <b>b</b> to enable the t <sub>AD</sub> adjust feature, which makes both coarse and fine adjustment settings, that is, CAM(11:0) and FAM(5:0), available.
Bit 2	DCC: Duty cycle correct. This bit can be set to 0b to disable the automatic duty-cycle stabilizer feature of the chip. This feature is enabled by default.
Bits 1:0	Reserved. Must be set to 0b.



## 表 7-26. Aperture Delay Fine Adjust

Addr: Dh (1101b)										Default Values: 0000h						
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	(* -7									Rese	erved	•				
DV (1)						0	0	0	0	0	0	0	0	0	0	

(1) DV means Default Value. Refer to Extended Control Mode for more information on setting ECM default values.

	FAM(5:0): Fine aperture adjust magnitude. This 6-bit value determines the amount of additional delay that is applied to the input CLK when the clock phase adjust feature is enabled through STA (Addr: Ch; Bit: 3). The range is straight binary from 0 ps delay for FAM(5:0) = 0d to 2.3 ps delay for FAM(5:0) = 63d (±300 fs due to PVT variation) in steps of ~36 fs.
Bits 9:0	Reserved. Must be set as shown.

# 表 7-27. AutoSync

Addr: Eh	ddr: Eh (1110b)													Defau	It Values	: 0003 <b>h</b>
Bit	<b>Bit</b> 15 14 13 12 11 10 9 8								7	6	5	4	3	2	1	0
Name		DRC(8:0)								DCK	Res	SP(	1:0)	ES	DOC	DR
DV (1)	0 0 0 0 0 0 0									0	0	0	0	0	1	1

(1) DV means Default Value. Refer to Extended Control Mode for more information on setting ECM default values.

Bits 15:7	DRC(8:0): Delay reference clock. These bits may be used to increase the delay on the input reference clock when synchronizing multiple ADCs. The delay may be set from a minimum of 0s (0d) to a maximum of 1200 ps (319d). The delay remains the maximum of 1200 ps for any codes above or equal to 319d. See <i>Synchronizing Multiple ADC12D1620 Devices in a System</i> for more information.
Bit 6	DCK: DESCLKIQ mode. Set this bit to 1b to enable Dual-Edge Sampling, in which the Sampling Clock samples the I and Q inputs 180° out of phase with respect to one, that is, the DESCLKIQ mode. To select the DESCLKIQ mode, Addr: 0h, Bits <7:5> must also be set to 000b. See <i>Input Control and Adjust</i> for more information.
Bit 5	Reserved. Must be set as shown.
Bits 4:3	SP(1:0): Select phase. These bits select the phase of the reference clock that is latched. The codes correspond to the following phase shift:  00 = 0° 01 = 90° 10 = 180° 11 = 270°
Bit 2	ES: Enable secondary. Set this bit to 1b to enable the secondary mode of operation. In this mode, the internal divided clocks are synchronized with the reference clock coming from the primary ADC. The primary clock is applied on the input pins RCLK. If this bit is set to 0b, then the device is in primary mode.
Bit 1	DOC: Disable output reference clocks. In non-LSPSM, setting this bit to 0b sends a CLK/4 signal on RCOut1 and RCOut2; in LSPSM, setting this bit to 0b sends a CLK/2 signal on RCOut1 and RCOut2. The default setting of 1b disables these output drivers. This bit functions as described, regardless of whether the device is operating in primary or secondary mode, as determined by ES (Bit 2).
Bit 0	DR: Disable reset. The default setting of 1b leaves the DCLK_RST functionality disabled. Set this bit to 0b to enable DCLK_RST functionality.

### 表 7-28. Reserved

Addr: Fh	(1111 <b>b</b> )	)					Default Values: 001Dh									
Bit 15 14 13 12 11 10 9 8 7									7	6	5	4	3	2	1	0
Name	Reserved															
DV <sup>(1)</sup>	0 0 0 0 0 0 0 0 0 0 1 1 1 1 0 1															

Bits 15:0	Reserved. This address is read only.

## 8 Application Information Disclaimer

#### Note

以下应用部分中的信息不属于 TI 器件规格的范围, TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。

## 8.1 Application Information

## 8.1.1 Analog Inputs

The ADC12D1620 device continuously converts any signal that is present at the analog inputs, as long as a CLK signal is also provided to the device. This section covers important aspects related to the analog inputs including: acquiring the input, driving the ADC in DES mode, the reference voltage and FSR, out-of-range indication, AC-DC-coupled signals, and single-ended input signals.

#### 8.1.1.1 Acquiring the Input

The aperture delay, t<sub>AD</sub>, is the amount of delay, measured from the sampling edge of the clock input, after which signal present at the input pin is sampled inside the device. Data is acquired at the rising edge of CLK+ in non-DES mode and both the falling and rising edges of CLK+ in DES mode. In Non-DES mode, the I and Q channels always sample data on the rising edge of CLK+. In DES mode, that is, DESI, DESQ, DESIQ, and DESCLKIQ, the I-channel samples data on the rising edge of CLK+, and the Q-channel samples data on the falling edge of CLK+. The digital equivalent of that data is available at the digital outputs a constant number of sampling clock cycles later for the DI, DQ, DId and DQd output buses, also known as latency, depending on the demultiplex mode which is selected. In addition to the latency, there is a constant output delay, t<sub>OD</sub>, before the data is available at the outputs. See t<sub>OD</sub> in the *Converter Electrical Characteristics: AC Electrical Characteristics*, and also see t<sub>LAT</sub>, t<sub>AD</sub>, and t<sub>OD</sub> in *Converter Electrical Characteristics: AC Electrical Characteristics*.

### 8.1.1.2 Driving the ADC in DES Mode

The ADC12D1620 can be configured as either a 2-channel, 1.6 GSPS device (Non-DES mode) or a 1-channel 3.2-GSPS device (DES mode). When the device is configured in DES mode, there is a choice for with which input to drive the single-channel ADC. These are the 3 options:


DES - externally driving the I-channel input only. This is the default selection when the ADC is configured in DES mode. It may also be referred to as DESI for added clarity.

DESQ - externally driving the Q-channel input only.

DESIQ, DESCLKIQ - externally driving both the I- and Q-channel inputs. VinI+ and VinQ+ must be driven with the exact same signal. VinI- and VinQ- must be driven with the exact same signal, which is the differential complement to the one driving VinI+ and VinQ+.

The input impedance for each I and Q input is  $100-\Omega$  differential (or  $50-\Omega$  single-ended), so the trace to each VinI+, VinI-, VinQ+, and VinQ- must always be  $50-\Omega$  single-ended. If a single I or Q input is being driven, then that input presents a  $100-\Omega$  differential load. For example, if a  $50-\Omega$  single-ended source is driving the ADC, a 1:2 balun transforms the impedance to  $100-\Omega$  differential. However, if the ADC is being driven in DESIQ mode, then the  $100-\Omega$  differential impedance from the I input appears in parallel with the Q input for a composite load of  $50-\Omega$  differential, and a 1:1 balun would be appropriate. See 8-1 for an example circuit driving the ADC in DESIQ mode. A recommended part selection uses the mini-circuits TC1-1-13MA+ balun with  $C_{couple} = 0.22 \, \mu F$ .





Copyright © 2017, Texas Instruments Incorporated

### 图 8-1. Driving DESIQ Mode

when only one channel is used in non-DES mode or the ADC is driven in DESI or DESQ mode, terminate the unused analog input to reduce any noise coupling into the ADC. See 表 8-1 for details.

	7C 0 11 011 a	ood / maiog input itoooniii				
MODE	POWER DOWN	COUPLING	RECOMMENDED TERMINATION			
Non-DES	Yes	AC-DC	Tie Unused+ and Unused – to $V_{\mbox{\footnotesize BG}}$			
DES/Non-DES	No	DC	Tie Unused+ and Unused - to V <sub>BG</sub>			
DES/Non-DES	No	AC	Tie Unused+ to Unused -			

表 8-1. Unused Analog Input Recommended Termination

## 8.1.1.3 FSR and the Reference Voltage

The full-scale analog-differential input range ( $V_{\text{IN\_FSR}}$ ) of the ADC12D1620 is derived from an internal bandgap reference. In Non-ECM, this full-scale range has two settings controlled by the FSR pin; see *Full-Scale Input-Range Pin (FSR)*. The FSR Pin operates on both I and Q channels. In ECM, the full-scale range may be independently set with 15 bits of precision for each channel through the I- and Q-channel Full-Scale Range Adjust Registers (Addr: 3h and Addr: Bh, respectively); see  $\frac{1}{8}$  7-16 and  $\frac{1}{8}$  7-24 for information about the registers. The best SNR is obtained with a higher full-scale input range, but better distortion and SFDR are obtained with a lower full-scale input range. It is not possible to use an external analog reference voltage to modify the full-scale range, and this adjustment should only be done digitally, as described.

A buffered version of the internal bandgap reference voltage is made available at the  $V_{BG}$  pin for the user. The  $V_{BG}$  pin can drive a load of up to 80-pF and source or sink up to 100  $\,\mu$  A. It must be buffered if current higher than 100  $\,\mu$  A is required. This pin remains as a constant reference voltage regardless of what full-scale range is selected and may be used for a system reference.  $V_{BG}$  is a dual-purpose pin and it may also be used to select a higher LVDS output common-mode voltage; see *LVDS Output Common-Mode Pin (VBG)*.

#### 8.1.1.4 Out-Of-Range Indication


Differential input signals are digitized to 12 bits, based on the full-scale range. Signal excursions beyond the full-scale range, that is, greater than  $+V_{IN\_FSR}/2$  or less than  $-V_{IN\_FSR}/2$ , are clipped at the output. An input signal above the FSR results in all 1's at the output; an an input signal that is below the FSR results in all 0's at the output. When the conversion result is clipped for the I-channel input, the out-of-range I-channel (ORI) output is activated so that ORI+ goes high and ORI – goes low while the signal is out of range. This output is active as long as accurate data on either or both of the buses is outside the range of 000h to FFFh. The Q channel has a separate ORQ, which functions similarly.

## 8.1.1.5 AC-Coupled Input Signals

The ADC12D1620 analog inputs require a precise common-mode voltage. This voltage is generated on-chip when AC-coupling mode is selected. See *AC- and DC-Coupled Modes* for more information about how to select AC-coupled mode.

In AC-coupled mode, the analog inputs must of course be AC-coupled. For an ADC12D1620 used in a typical application, this may be accomplished by on-board capacitors, as shown in 8-2.

When the AC-coupled mode is selected, terminate unused channels as shown in 表 8-1. Do not connect an unused analog input directly to ground.



Copyright © 2017, Texas Instruments Incorporated

### 图 8-2. AC-Coupled Differential Input


The analog inputs for the ADC12D1620 are internally buffered; this simplifies the task of driving these inputs and the RC pole, which is generally used at sampling ADC inputs, is not required. If the user desires to place an amplifier circuit before the ADC, take care to choose an amplifier with adequate noise and distortion performance, and adequate gain at the frequencies used for the application.

#### 8.1.1.6 DC-Coupled Input Signals

In DC-coupled mode, the ADC12D1620 differential inputs must have the correct common-mode voltage. This voltage is provided by the device itself at the  $V_{CMO}$  output pin. TI recommends using this voltage because the  $V_{CMO}$  output potential changes with temperature, and the common-mode voltage of the driving device should track this change. Full-scale distortion performance falls off as the input common-mode voltage deviates from  $V_{CMO}$ . Therefore, TI recommends keeping the input common-mode voltage within 100 mV of  $V_{CMO}$  (typical), although this range may be extended to  $\pm 150$  mV (maximum). See  $V_{CMI}$  in *Converter Electrical Characteristics: Analog Input/Output and Reference Characteristics* and ENOB vs  $V_{CMI}$  in *Typical Characteristics*. Performance in AC- and DC-coupled modes are similar, provided that the input common mode voltage at both analog inputs remains within 100 mV of  $V_{CMO}$ .

#### 8.1.1.7 Single-Ended Input Signals

The analog inputs of the ADC12D1620 are not designed to accept single-ended signals. The best way to handle single-ended signals is to first convert them to differential signals before presenting them to the ADC. The easiest way to accomplish single-ended to differential signal conversion is with an appropriate balun transformer, as shown in 8-3.



Copyright © 2017, Texas Instruments Incorporated

### 图 8-3. Single-Ended to Differential Conversion Using a Balun

When selecting a balun, it is important to understand the input architecture of the ADC. Match the impedance of the analog source to the on-chip  $100-\Omega$  differential input termination resistor of the device. The range of this termination resistor is specified as  $R_{\text{IN}}$  in Converter Electrical Characteristics: Analog Input/Output and Reference Characteristics.




#### 8.1.2 Clock Inputs

The ADC12D1620 has a differential clock input, CLK+ and CLK - , which must be driven with an AC-coupled, differential clock signal. This provides the level shifting necessary so that the clock can be driven with LVDS, PECL, LVPECL, or CML levels. The clock inputs are internally terminated to  $100-\Omega$  differential and self-biased. This section covers coupling, frequency range, level, duty-cycle, jitter, and layout considerations.

### 8.1.2.1 CLK Coupling

The clock inputs of the ADC12D1620 must be capacitively coupled to the clock pins as indicated in 图 8-4.



Copyright © 2017, Texas Instruments Incorporated

#### 图 8-4. Differential Input Clock Connection

Selection of capacitor value depends on the clock frequency, capacitor component characteristics, and other system economic factors.

## 8.1.2.2 CLK Frequency

Although the ADC12D1620 device is tested and its performance is specified with a differential 1.6-GHz sampling clock, it typically functions well over the input clock-frequency range; see  $f_{CLK\ (min)}$  and  $f_{CLK\ (max)}$  in *Converter Electrical Characteristics: AC Electrical Characteristics.* Operation up to  $f_{CLK\ (max)}$  is possible if the maximum ambient temperatures indicated are not exceeded. Operating at sample rates above  $f_{CLK\ (max)}$  for the maximum ambient temperature may result in reduced device reliability and product lifetime. This is due to the fact that higher sample rates results in higher power consumption and die temperatures. If in non-LSPSM and  $f_{CLK}$  < 300 MHz, enable LFS in the Control Register (Addr: 0h; Bit: 8). In LSPSM, the LFS bit is already enabled.

#### 8.1.2.3 CLK Level

The input clock amplitude is specified as  $V_{IN\_CLK}$  in *Converter Electrical Characteristics: AC Electrical Characteristics*. Input clock amplitudes above the maximum  $V_{IN\_CLK}$  may result in increased input offset voltage. This causes the converter to produce an output code other than the expected 2047/2048 when both input pins are at the same potential. Insufficient input clock levels result in poor dynamic performance. Both of these results may be avoided by keeping the clock input amplitude within the specified limits of  $V_{IN\_CLK}$ .

## 8.1.2.4 CLK Duty Cycle

The duty cycle of the input clock signal can affect the performance of any ADC. The ADC12D1620 device features a duty-cycle-clock correction circuit, which can maintain performance over the 20%-to-80% specified clock duty-cycle range. This feature is enabled by default and provides improved ADC clocking, especially in the dual-edge sampling (DES) mode.

#### 8.1.2.5 CLK Jitter

High-speed, high-performance ADCs such as the ADC12D1620 require a very stable input clock signal with minimum phase noise or jitter. ADC jitter requirements are defined by the ADC resolution (number of bits), maximum ADC input frequency, and the input signal amplitude relative to the ADC input full-scale range. The maximum jitter (the sum of the jitter from all sources) allowed to prevent a jitter-induced reduction in SNR is found to be:

$$t_{J(MAX)} = (V_{IN(P-P)}/V_{FSR}) \times (1/(2^{(N+1)} \times \pi \times f_{IN}))$$
 (1)

#### where

- t<sub>J(MAX)</sub> is the rms total of all jitter sources in seconds
- V<sub>IN(P-P)</sub> is the peak-to-peak analog input signal
- V<sub>ESR</sub> is the full-scale range of the ADC
- · N is the ADC resolution in bits
- f<sub>IN</sub> is the maximum input frequency, in Hertz, at the ADC analog input

 $t_{J(MAX)}$  is the square root of the sum of the squares (RSS) of the jitter from all sources, including: ADC input clock, system, input signals, and the ADC itself. Because the effective jitter added by the ADC is beyond user control, TI recommends keeping the sum of all other externally added jitter to a minimum.

### 8.1.2.6 CLK Layout

The ADC12D1620 clock input is internally terminated with a trimmed  $100-\Omega$  resistor. The differential input clock line pair must have a characteristic impedance of  $100~\Omega$  and (when using a balun), be terminated at the clock source in that  $(100-\Omega)$  characteristic impedance.

It is good practice to keep the ADC input clock line as short as possible, tightly coupled, keep it well away from any other signals, and treat it as a transmission line. Otherwise, other signals can introduce jitter into the input clock signal. Also, the clock signal can introduce noise into the analog path if it is not properly isolated.

#### 8.1.3 LVDS Outputs

The data, ORI, ORQ, DCLKI and DCLKQ outputs are LVDS. The electrical specifications of the LVDS outputs are compatible with typical LVDS receivers available on ASIC and FPGA chips; however, they are not IEEE or ANSI communications standards compliant due to the low 1.9-V supply used on this device. Terminate these outputs with a  $100-\Omega$  differential resistor placed as closely as possible to the receiver. If the  $100-\Omega$  differential resistance is built into the receiver, an externally placed resistor is not necessary. This section covers common-mode and differential voltage, and data rate.

## 8.1.3.1 Common-Mode and Differential Voltage

The LVDS outputs have selectable common-mode and differential voltage,  $V_{OS}$  and  $V_{OD}$ ; see Converter Electrical Characteristics: Digital Control and Output Pin Characteristics and also see Output Control and Adjust for more information.

Selecting the higher  $V_{OS}$  also increases  $V_{OD}$  slightly. The differential voltage,  $V_{OD}$ , may be selected for the higher or lower value. For short LVDS lines and low noise systems, satisfactory performance may be achieved with the lower  $V_{OD}$ . This also results in lower power consumption. If the LVDS lines are long and/or the system in which the ADC12D1620 is used is noisy, it may be necessary to select the higher  $V_{OD}$ .

## 8.1.3.2 Output Data Rate

The data is produced at the output at the same rate it is sampled at the input. The minimum recommended input clock rate for this device is f<sub>CLK(MIN)</sub>; see *Converter Electrical Characteristics: AC Electrical Characteristics.* However, it is possible to operate the device in 1:2 demux mode and capture data from just one 12-bit bus; for example, just DI (or DId) although both DI and DId are fully operational. This decimates the data by two and effectively halves the data rate.

## 8.1.3.3 Terminating Unused LVDS Output Pins

If the ADC is used in non-demux mode, only the DI and DQ data outputs will have valid data present on them. The DId and DQd data outputs may be left not connected; if unused, they are internally tri-state.

Similarly, if the Q channel is powered-down (that is, PDQ is logic-high), the DQ data output pins, DCLKQ and ORQ, may be left not connected.

#### 8.1.4 Synchronizing Multiple ADC12D1620 Devices in a System

The ADC12D1620 has two features to assist the user with synchronizing multiple ADCs in a system: AutoSync and DCLK reset. The AutoSync feature is new and designates one ADC12D1620 as the primary ADC and other ADC12D1620 devices in the system as secondary ADCs. The DCLK reset feature performs the same function as the AutoSync feature, but is the first-generation solution to synchronizing multiple ADCs in a system; it is disabled by default. For applications in which there are multiple primary and secondary ADC12D1620 devices in a system, AutoSync may be used to synchronize the secondary ADC12D1620 devices to each respective primary ADC12D1620, and the DCLK reset may be used to synchronize the primary ADC12D1620 devices to each other.

If the AutoSync or DCLK reset feature is not used, see 表 8-2 for recommendations about terminating unused pins.

•••	•
PIN(s)	UNUSED TERMINATION
RCLK+, RCLK -	Do not connect.
RCOUT1+, RCOUT1 -	Do not connect.
RCOUT2+, RCOUT2 -	Do not connect.
DCLK_RST+	Connect to GND with a 1-kΩ resistor.
DCLK_RST-	Connect to $V_A$ with a 1-k $\Omega$ resistor.

表 8-2. Unused AutoSync and DCLK Reset Pin Recommendation

### 8.1.4.1 AutoSync Feature

AutoSync is a new feature which continuously synchronizes the outputs of multiple ADC12D1620 devices in a system. It may be used to synchronize the DCLK and data outputs of one or more secondary ADC12D1620 devices to one primary ADC12D1620. Several advantages of this feature include: no special synchronization pulse required, any upset in synchronization is recovered upon the next DCLK cycle, and the primary/secondary ADC12D1620 devices may be arranged as a binary tree so that any upset quickly propagates out of the system.

An example system is shown in 🖺 8-5, which consists of one primary ADC and two secondary ADCs. For simplicity, only one DCLK is shown; in reality, there is DCLKI and DCLKQ, but they are always in phase with one another.




图 8-5. AutoSync Example

In order to synchronize the DCLK (and data) outputs of multiple ADCs, the DCLKs must transition at the same time, as well as be in phase with one another. The DCLK at each ADC is generated from the CLK after some

latency, plus  $t_{\text{OD}}$  minus  $t_{\text{AD}}$ . Therefore, in order for the DCLKs to transition at the same time, the CLK signal must reach each ADC at the same time. To tune out any differences in the CLK path to each ADC, the  $t_{\text{AD}}$  adjust feature may be used. However, using the  $t_{\text{AD}}$  adjust feature also affects when the DCLK is produced at the output. If the device is in demux mode, there are four possible phases that each DCLK may be generated on because the typical CLK = 1GHz and DCLK = 250 MHz for this case. The RCLK signal controls the phase of the DCLK, so that each secondary DCLK is on the same phase as the primary DCLK.

The AutoSync feature may only be used through the Control Registers. For more information, see AN-2132 Synchronizing Multiple GSPS ADCs in a System: The AutoSync Feature.

#### 8.1.4.2 DCLK Reset Feature

The DCLK reset feature is available through ECM, but it is disabled by default. DCLKI and DCLKQ are always synchronized, by design, and do not require a pulse from DCLK RST to become synchronized.

The DCLK\_RST signal must observe certain timing requirements, which are shown in  $\boxtimes$  6-7 of # 6.16. The DCLK\_RST pulse must be of a minimum width, and its deassertion edge must observe setup and hold times with respect to the CLK input rising edge. These timing specifications are listed as  $t_{PWR}$ ,  $t_{SR}$  and  $t_{HR}$  and may be found in # 6.13.

The DCLK\_RST signal can be asserted asynchronously to the input clock. If DCLK\_RST is asserted, the DCLK output is held in a designated state (logic-high) in demux mode; in non-demux mode, the DCLK continues to function normally. Depending upon when the DCLK\_RST signal is asserted, there may be a narrow pulse on the DCLK line during this reset event. When the DCLK\_RST signal is de-asserted, there are t<sub>SYNC\_DLY</sub> CLK cycles of systematic delay and the next CLK rising edge synchronizes the DCLK output with those of other ADC12D1620 devices in the system. For 90° mode (DDRPh = logic-high), the synchronizing edge occurs on the rising edge of CLK, 4 cycles after the first rising edge of CLK after DCLK\_RST is released. For 0° mode (DDRPh = logic-low), this is 5 cycles instead. The DCLK output is enabled again after a constant delay of t<sub>OD</sub>.

For both demux and non-demux modes, there is some uncertainty about how DCLK comes out of the reset state for the first DCLK\_RST pulse. For the second (and subsequent) DCLK\_RST pulses, the DCLK comes out of the reset state in a known way. Therefore, if using the DCLK reset feature, TI recommends applying one *dummy* DCLK\_RST pulse before using the second DCLK\_RST pulse to synchronize the outputs. This recommendation applies each time the device or channel is powered-on.

When using DCLK\_RST to synchronize multiple ADC12D1620 devices, the select-phase bits in the Control Register (Addr: Eh, Bits: 4:3) must be the same for each primary ADC12D1620.

## 8.1.5 Temperature Sensor

The ADC12D1620 has an on-die temperature diode connected to the Tdiode+ and Tdiode − pins that may be used to monitor the die temperature. In 🖺 8-6, the LM95213 is used to monitor the temperature of an ADC12D1620 as well as an FPGA, see 🖺 8-6. Typical temperature diode voltage to temperature characteristic is:


$$T_{J} = \frac{(V_{diode} - 0.84161)}{-0.0015}$$
 (2)

for

1-mA diode forward current

If this feature is unused, the Tdiode+ and Tdiode - pins may be left floating.





Copyright © 2017, Texas Instruments Incorporated

图 8-6. Typical Temperature Sensor Application

#### 8.2 Radiation Environments

Careful consideration must be given to environmental conditions when using a product in a radiation environment.

#### 8.2.1 Total Ionizing Dose

Radiation hardness assured (RHA) products are those part numbers with a total ionizing dose (TID) level specified in the POA. Testing and qualification of these products is done on a wafer level according to MIL-STD-883, Test Method 1019. Wafer level TID data are available with lot shipments.

### 8.2.2 Single Event Latch-Up and Functional Interrupt

One time single event latch-up (SEL) and single event functional interrupt (SEFI) testing was performed according to EIA/JEDEC Standard, EIA/JEDEC57. The linear energy transfer threshold (LETth) shown in the *Features* section is the maximum LET tested. A test report is available upon request.

#### 8.2.3 Single Event Upset


A report on single event upset (SEU) is available upon request.

#### 8.3 Cold Sparing

The ADC12D1620QML-SP has been designed for cold sparing with no reduction in operational lifetime or increase in FIT rate as long as certain conditions are met. Cold sparing is defined as a device in which all power supplies are either floating (high-impedance) or grounded. When cold sparing, all output pins must be either floating or clamped to ground through ESD diodes of the receiving device and not pulled up to an active power supply voltage. Input pins may be driven low (or grounded) or driven to other voltages as long as they are within the Recommended Operating Conditions. Input pins (digital and analog) must maintain a maximum input level of 2.15 V and maximum input current of 50 mA per pin when cold sparing. The input current at each pin is a function of the voltage applied to the pin, the ESD diode IV curve, the power down pin settings, and conditions of the V A supply. See 8 8-7 to 8 8-9 for typical IV curves.







## 9 Power Supply Recommendations

# 9.1 System Power-On Considerations

#### 9.1.1 Control Pins

Upon power-on, the control pins must be set to the proper configuration per  $\fill 7-9$ , ensuring the absolute maximum values in  $\fill 6.1$  are not violated. This can be done through either pullup and pulldown resistors to  $V_A$  and  $V_{GND}$  or through an FPGA or ASIC. If using an FPGA or ASIC, TI does not recommended writing to the control pins or SPI before power is applied to the ADC12D1620 device.

#### 9.1.2 Power On in Non-ECM

If the device is in non-ECM at power on, the control registers are configured in the default mode shown in  $\frac{\pi}{7.6.1}$ . The device may be run in non-ECM or switched to ECM and have the registers changed through the SPI per  $\frac{\pi}{7.5.1.2}$ . After the device has been configured and has stabilized, run a calibration per  $\frac{\pi}{7.3.3}$ .

#### 9.1.3 Power On in ECM

If the device is in ECM at power on, the control registers come up in an unknown, random state. The registers must be configured through the SPI per # 7.5.1.2, or the registers can be set to the default settings in & 7-1 by toggling the  $\verb+ECE+$  pin logic-high and then logic-low. After the device has been configured and has stabilized, run a calibration per # 7.3.3.

## 9.1.4 Power-on and Data Clock (DCLK)

Many applications use the DCLK output for a system clock. For the ADC12D1620 device, each I channel and Q channel has its own DCLKI and DCLKQ, respectively. The DCLK output is always active, unless that channel is powered down or the DCLK reset feature is used while the device is in demux mode. As the supply to the device ramps, the DCLK also comes up. While the supply is too low, there is no output at DCLK. As the supply continues to ramp, DCLK functions intermittently with irregular frequency, but the amplitude continues to track with the supply. Much below the low end of operating supply range of the ADC12D1620, the DCLK is already fully operational.




图 9-1. Supply and DCLK Ramping



## 10 Layout

### 10.1 Layout Guidelines

#### 10.1.1 Power Planes

Source all supply buses for the ADC from a common linear voltage regulator. This ensures that all power buses to the ADC are turned on and off simultaneously. This single source is split into individual sections of the power plane, with individual decoupling and connections to the different power supply buses of the ADC. Due to the low voltage but relatively high supply-current requirement, the optimal solution may be to use a switching regulator to provide an intermediate low voltage, which is then regulated down to the final ADC supply voltage by a linear regulator.

Power for the ADC must be provided through a broad plane, which is located on one layer adjacent to the ground plane(s). Placing the power and ground planes on adjacent layers provides low-impedance decoupling of the ADC supplies, especially at higher frequencies. The output of a linear regulator must feed into the power plane through a low-impedance, multi-via connection. The power plane must be split into individual power peninsulas near the ADC. Each peninsula must feed a particular power bus on the ADC, with decoupling for that power bus connecting the peninsula to the ground plane near each power/ground pin pair. Using this technique can be difficult on many printed circuit CAD tools. To work around this,  $0-\Omega$  resistors can be used to connect the power source net to the individual nets for the different ADC power buses. As a final step, the  $0-\Omega$  resistors can be removed, and the plane and peninsulas can be connected manually after all other error checking is completed.

### 10.1.2 Bypass Capacitors

Tl's general recommendation is to have one 100-nF capacitor for each power/ground pin pair. The capacitors must be surface-mount multi-layer ceramic-chip capacitors similar to Panasonic part number ECJ-0EB1A104K.

#### 10.1.3 Ground Planes

Grounding must done using continuous full ground planes to minimize the impedance for all ground return paths and provide the shortest possible image/return path for all signal traces.

### 10.1.4 Power System Example

See 10-1 for an example with continuous ground planes (except where clear areas are needed to provide appropriate impedance management for specific signals). Power is provided on one plane, with the 1.9-V ADC supply being split into multiple zones or peninsulas for the specific power buses of the ADC. Decoupling capacitors are connected between these power bus peninsulas and the adjacent ground planes using vias. The capacitors are located as close as possible to the individual power/ground pin pairs of the ADC. In most cases, this means the capacitors are located on the opposite side of the PCB to the ADC.






图 10-1. Power and Grounding Example

# 10.2 Layout Example




图 10-2. ADC12D1620 Layout Example: Top Side and Inner Layers






图 10-3. ADC12D1620 Layout Example: Bottom Side and Inner Layers

#### 10.3 Thermal Considerations

The CCGA package is a modified ceramic-land-grid array with an added heat sink. The signal pins on the outer edge are 1.27-mm pitch, while the pins in the center attached to the heat sink are 1 mm. The smaller pitch for the center pins is to improve the thermal resistance. The center pins of the package are attached to the back of the die through a heat sink. Connecting these pins to the PCB ground planes with a low thermal resistance path is the best way to remove heat from the ADC. These pins must also be connected to the ground planes through low impedance path for electrical purposes.




图 10-4. CPGA Conceptual Drawing

## 10.4 Board Mounting Recommendation

Proper thermal profile is required to establish re-flow under the package and ensure all joints meet profile specifications.

表 10-1. Solder Profile Specification

RANGE UP	PEAK TEMPERATURE (T <sub>PK</sub> )	MAXIMUM PEAK TEMPERATURE	RAMP DOWN
≤ 4°C/sec	$210^{\circ}\text{C} \leqslant t_{PK} \leqslant 215^{\circ}\text{C}$	≤ 220°C	≤ 5°C/sec

The 220°C peak temperature is driven by the requirement to limit the dissolution of lead from the high-melt pin to the eutectic solder. Too much lead increases the effective melting point of the board-side joint and makes it much more difficult to remove the device if module rework is required.

Cool-down rates and methods affect CCGA assemble yield and reliability. Picking up boards or opening the oven while solder joints are in molten state can disturb the solder joint. Do not pick up boards until the solder joints have fully solidified. Board warping may potentially cause CCGA lifting off pads during cooling and this condition can also cause pin cracking when severe. This warping is a result of a high differential cooling rate between the top and bottom of the board. Both conditions can be prevented by using even top and bottom cooling.






图 10-5. Landing Pattern Recommendation

## 11 Device and Documentation Support

# 11.1 Device Support

#### 11.1.1 Device Nomenclature

**APERTURE (SAMPLING) DELAY** is the amount of delay, measured from the sampling edge of the CLK input, after which the signal present at the input pin is sampled inside the device.

**APERTURE JITTER**  $(t_{AJ})$  is the variation in aperture delay from sample-to-sample. Aperture jitter can be effectively considered as noise at the input.

**CODE ERROR RATE (CER)** is the probability of error and is defined as the probable number of word errors on the ADC output per unit of time divided by the number of words seen in that amount of time. A CER of  $10^{-18}$  corresponds to a statistical error in one word about every 31.7 years for the adc12d1620QML-SP.

**CLOCK DUTY CYCLE** is the ratio of the time that the clock waveform is at a logic high to the total time of one clock period.

**DIFFERENTIAL NON-LINEARITY (DNL)** is the measure of the maximum deviation from the ideal step size of 1 LSB. It is measured at the relevant sample rate,  $f_{CLK}$ , with  $f_{IN}$  = 1 MHz sine wave.

**EFFECTIVE NUMBER OF BITS (ENOB, or EFFECTIVE BITS)** is method of specifying signal-to-noise and distortion ratio, or SINAD. ENOB is defined as (SINAD – 1.76) / 6.02 and states that the converter is equivalent to a perfect ADC of this many (ENOB) number of bits.

**GAIN ERROR** is the deviation from the ideal slope of the transfer function. It can be calculated from offset and full-scale errors. the positive gain error is the offset error minus the positive full-scale error. The negative gain error is the negative full-scale error minus the offset error. The gain error is the negative full-scale error minus the positive full-scale error; it is also equal to the positive gain error plus the negative gain error.

**GAIN FLATNESS** is the measure of the variation in gain over the specified bandwidth. For example, for the adc12d1620QML-SP, from D.C. to Fs/2 is to 800 MHz for the non-DES mode and from D.C. to Fs/2 is 1600 MHz for the DES mode.

**INTEGRAL NON-LINEARITY (INL)** is a measure of worst-case deviation of the ADC transfer function from an ideal straight line drawn through the ADC transfer function. The deviation of any given code from this straight line is measured from the center of that code value step. The best fit method is used.

**INSERTION LOSS** is the loss in power of a signal due to the insertion of a device, for example the adc12d1620, expressed in dB.

**INTERMODULATION DISTORTION (IMD)** is a measure of the near-in 3rd order distortion products  $(2f_2 - f_1, 2f_1 - f_2)$ , which occur when two tones that are close in frequency  $(f_1, f_2)$  are applied to the ADC input. It is measured from the input tone's level to the higher of the two distortion products (dBc) or simply the level of the higher of the two distortion products (dBFS).

LSB (LEAST SIGNIFICANT BIT) is the bit that has the smallest value or weight of all bits. This value is

$$V_{FS}/2^{N} \tag{3}$$

#### where

- $V_{FS}$  is the differential full-scale amplitude  $V_{IN}$  FSR as set by the FSR input
- N is the ADC resolution in bits, which is 12 for the adc12d1620

**LOW VOLTAGE DIFFERENTIAL SIGNALING (LVDS) DIFFERENTIAL OUTPUT VOLTAGE (V**<sub>ID</sub> and **V**<sub>OD</sub>) is two times the absolute value of the difference between the V<sub>D</sub>+ and V<sub>D</sub>- signals; each signal measured with respect to ground. V<sub>OD</sub> peak is V<sub>OD,P</sub>= (V<sub>D</sub>+  $^-$  V<sub>D</sub>  $^-$ ) and V<sub>OD</sub> peak-to-peak is V<sub>OD,P-P</sub>= 2 × (V<sub>D</sub>+  $^-$  V<sub>D</sub>  $^-$ ); for this product, the V<sub>OD</sub> is measured peak-to-peak.






图 11-1. LVDS Output Signal Levels

**LVDS OUTPUT OFFSET VOLTAGE (V<sub>OS</sub>)** is the midpoint between the D+ and D - pins output voltage with respect to ground; that is,  $[(V_D+)+(V_D-)]/2$ . See [3] 11-1.

**MISSING CODES** are those output codes that are skipped and will never appear at the ADC outputs. These codes cannot be reached with any input value.

MSB (MOST SIGNIFICANT BIT) is the bit that has the largest value or weight. Its value is one half of full scale.

**NEGATIVE FULL-SCALE ERROR (NFSE)** is a measure of how far the first code transition is from the ideal 1/2 LSB above a differential  $-V_{IN}$  / 2 with the FSR pin low. For the adc12d1620 the reference voltage is assumed to be ideal, so this error is a combination of full-scale error and reference voltage error.

**NOISE FLOOR DENSITY** is a measure of the power density of the noise floor, expressed in dBFS/Hz and dBm/Hz. '0 dBFS' is defined as the power of a sinusoid that precisely uses the full-scale range of the ADC.

**NOISE POWER RATIO (NPR)** is the ratio of the sum of the power inside the notched bins to the sum of the power in an equal number of bins outside the notch, expressed in dB.

**OFFSET ERROR** ( $V_{OFF}$ ) is a measure of how far the mid-scale point is from the ideal zero voltage differential input.

Offset Error = Actual Input causing average of 8 k samples to result in an average code of 2047.5.

**OUTPUT DELAY (top)** is the time delay (in addition to latency) after the rising edge of CLK+ before the data update is present at the output pins.

**OVER-RANGE RECOVERY TIME** is the time required after the differential input voltages goes from ±1.2 V to 0 V for the converter to recover and make a conversion with its rated accuracy.

**PIPELINE DELAY (LATENCY)** is the number of input clock cycles between initiation of conversion and when that data is presented to the output driver stage. The data lags the conversion by the latency plus the  $t_{OD}$ .

**POSITIVE FULL-SCALE ERROR (PFSE)** is a measure of how far the last code transition is from the ideal 1-1/2 LSB below a differential  $+V_{IN}$  / 2. For the ADC12D1620 the reference voltage is assumed to be ideal, so this error is a combination of full-scale error and reference voltage error.

**SIGNAL-TO-NOISE RATIO (SNR)** is the ratio, expressed in dB, of the rms value of the fundamental for a single-tone to the rms value of the sum of all other spectral components below one-half the sampling frequency, not including harmonics or DC.

**SIGNAL-TO-NOISE PLUS DISTORTION (S/(N+D) or SINAD)** is the ratio, expressed in dB, of the rms value of the fundamental for a single tone to the rms value of all of the other spectral components below half the input clock frequency, including harmonics but excluding DC.

**SPURIOUS-FREE DYNAMIC RANGE (SFDR)** is the difference, expressed in dB, between the rms values of the input signal at the output and the peak spurious signal, where a spurious signal is any signal present in the output spectrum that is not present at the input, excluding DC.

 $\mathbf{R}_{\theta,\mathbf{I}\Delta}$  is the thermal resistance between the junction to ambient.

R  $_{\theta \, JB}$  is the thermal resistance between the junction and the circuit board close to the outer pins.

R <sub>0 JT</sub> is the thermal resistance between the junction and the case, measured at the lid of the package.

**TOTAL HARMONIC DISTORTION (THD)** is the ratio expressed in dB, of the rms total of the first nine harmonic levels at the output to the level of the fundamental at the output. THD is calculated as

THD = 
$$20 \times \log \sqrt{\frac{A_{f2}^2 + \dots + A_{f10}^2}{A_{f1}^2}}$$
 (4)

#### where

- A<sub>f1</sub> is the RMS power of the fundamental (output) frequency
- A<sub>f2</sub> through A<sub>f10</sub> are the RMS power of the first 9 harmonic frequencies in the output spectrum
- **Second Harmonic Distortion (2nd Harm)** is the difference, expressed in dB, between the RMS power in the input frequency seen at the output and the power in its 2nd harmonic level at the output.
- Third Harmonic Distortion (3rd Harm) is the difference expressed in dB between the RMS power in the input frequency seen at the output and the power in its 3rd harmonic level at the output.

#### 11.1.2 第三方产品免责声明

TI 发布的与第三方产品或服务有关的信息,不能构成与此类产品或服务或保修的适用性有关的认可,不能构成此类产品或服务单独或与任何 TI 产品或服务一起的表示或认可。

### 11.2 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击 订阅更新 进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

### 11.3 支持资源

TI E2E™ 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

### 11.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

## 11.5 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

### 11.6 术语表

TI术语表本术语表列出并解释了术语、首字母缩略词和定义。



# 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

## 12.1 Engineering Samples

Engineering samples are available for order and are identified by the "MPR" in the orderable device name (see Packaging Information in the Addendum). Engineering (MPR) samples meet the performance specifications of the datasheet at room temperature only and have not received the full space production flow or testing. Engineering samples may be QCI rejects that failed tests that would not impact the performance at room temperature, such as radiation or reliability testing.

www.ti.com 30-Jun-2025

#### PACKAGING INFORMATION

Orderable part number	Status (1)	Material type	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
5962F1220502VXF	Active	Production	CCGA (NAA)   376	36   EIAJ TRAY (10+1)	ROHS Exempt	Call TI	Level-1-NA-UNLIM	-55 to 125	F1220502VXF ADC12D1620
5962F1220502VXF.A	Active	Production	CCGA (NAA)   376	36   EIAJ TRAY (10+1)	ROHS Exempt	Call TI	Level-1-NA-UNLIM	-55 to 125	F1220502VXF ADC12D1620
ADC12D1620CCMLS	Active	Production	CCGA (NAA)   376	36   EIAJ TRAY (10+1)	-	Call TI	Call TI	-55 to 125	ADC12D1620CC MLS
ADC12D1620CCMLS.A	Active	Production	CCGA (NAA)   376	36   EIAJ TRAY (10+1)	-	Call TI	Call TI	-55 to 125	ADC12D1620CC MLS
ADC12D1620CCMPR	Active	Production	CCGA (NAA)   376	36   EIAJ TRAY (10+1)	-	Call TI	Call TI	25 to 25	ADC12D1620CC (MPR, MPR E.S.)
ADC12D1620CCMPR.A	Active	Production	CCGA (NAA)   376	36   EIAJ TRAY (10+1)	-	Call TI	Call TI	25 to 25	ADC12D1620CC (MPR, MPR E.S.)
ADC12D1620LGMLS	Active	Production	CLGA (FVA)   256	1   EIAJ TRAY (10+1)	-	Call TI	Call TI	-55 to 125	ADC12D1620LG MLS
ADC12D1620LGMLS.A	Active	Production	CLGA (FVA)   256	1   EIAJ TRAY (10+1)	-	Call TI	Call TI	-55 to 125	ADC12D1620LG MLS
ADC12D1620LGMPR	Active	Production	CLGA (FVA)   256	1   EIAJ TRAY (10+1)	-	Call TI	Call TI	25 to 25	(ADC12D1620CC, ADC 12D1620LG) (MPR, MPR E.S.)
ADC12D1620LGMPR.A	Active	Production	CLGA (FVA)   256	1   EIAJ TRAY (10+1)	-	Call TI	Call TI	25 to 25	(ADC12D1620CC, ADC 12D1620LG) (MPR, MPR E.S.)

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



# PACKAGE OPTION ADDENDUM

www.ti.com 30-Jun-2025


(5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





Ceramic Land Grid Array



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.



# 重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。 严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 版权所有 © 2025,德州仪器 (TI) 公司